Home
last modified time | relevance | path

Searched refs:mmSDMA2_UTCL1_WR_XNACK0_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma2/
H A Dsdma2_4_2_2_offset.h145 #define mmSDMA2_UTCL1_WR_XNACK0_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_3_0_offset.h10680 #define mmSDMA2_UTCL1_WR_XNACK0_BASE_IDX … macro