Home
last modified time | relevance | path

Searched refs:mmSDMA1_RLC6_RB_WPTR_POLL_CNTL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsdma_v5_0.c89 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSDMA1_RLC6_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
113 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSDMA1_RLC6_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
162 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSDMA1_RLC6_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
H A Dsdma_v4_0.c209 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC6_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_2_offset.h884 #define mmSDMA1_RLC6_RB_WPTR_POLL_CNTL macro
H A Dsdma1_4_2_2_offset.h888 #define mmSDMA1_RLC6_RB_WPTR_POLL_CNTL macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h1881 #define mmSDMA1_RLC6_RB_WPTR_POLL_CNTL macro
H A Dgc_10_3_0_offset.h1952 #define mmSDMA1_RLC6_RB_WPTR_POLL_CNTL macro