Home
last modified time | relevance | path

Searched refs:mmSDMA0_GFX_RB_RPTR_HI (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_offset.h212 #define mmSDMA0_GFX_RB_RPTR_HI … macro
H A Dsdma0_4_0_offset.h216 #define mmSDMA0_GFX_RB_RPTR_HI 0x0084 macro
H A Dsdma0_4_2_offset.h212 #define mmSDMA0_GFX_RB_RPTR_HI … macro
H A Dsdma0_4_2_2_offset.h216 #define mmSDMA0_GFX_RB_RPTR_HI … macro
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsdma_v5_2.c526 WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_RPTR_HI), 0); in sdma_v5_2_gfx_resume()
H A Dsdma_v5_0.c711 WREG32_SOC15_IP(GC, sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_RPTR_HI), 0); in sdma_v5_0_gfx_resume()
H A Dsdma_v4_0.c1057 WREG32_SDMA(i, mmSDMA0_GFX_RB_RPTR_HI, 0); in sdma_v4_0_gfx_resume()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h210 #define mmSDMA0_GFX_RB_RPTR_HI … macro
H A Dgc_10_3_0_offset.h198 #define mmSDMA0_GFX_RB_RPTR_HI … macro