Home
last modified time | relevance | path

Searched refs:mmRLC_SERDES_WR_CU_MASTER_MASK (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v7_0.c3532 WREG32(mmRLC_SERDES_WR_CU_MASTER_MASK, 0xffffffff); in gfx_v7_0_enable_cgcg()
3586 WREG32(mmRLC_SERDES_WR_CU_MASTER_MASK, 0xffffffff); in gfx_v7_0_enable_mgcg()
3637 WREG32(mmRLC_SERDES_WR_CU_MASTER_MASK, 0xffffffff); in gfx_v7_0_enable_mgcg()
H A Dgfx_v8_0.c5486 WREG32(mmRLC_SERDES_WR_CU_MASTER_MASK, 0xffffffff); in gfx_v8_0_send_serdes_cmd()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_d.h1314 #define mmRLC_SERDES_WR_CU_MASTER_MASK 0x311d macro
H A Dgfx_7_0_d.h1301 #define mmRLC_SERDES_WR_CU_MASTER_MASK 0x311d macro
H A Dgfx_8_1_d.h1412 #define mmRLC_SERDES_WR_CU_MASTER_MASK 0xec5d macro
H A Dgfx_8_0_d.h1414 #define mmRLC_SERDES_WR_CU_MASTER_MASK 0xec5d macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h6081 #define mmRLC_SERDES_WR_CU_MASTER_MASK … macro
H A Dgc_9_1_offset.h6303 #define mmRLC_SERDES_WR_CU_MASTER_MASK … macro
H A Dgc_9_2_1_offset.h6281 #define mmRLC_SERDES_WR_CU_MASTER_MASK … macro