Home
last modified time | relevance | path

Searched refs:mmRLC_GPM_SCRATCH_ADDR (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v7_0.c3832 WREG32(mmRLC_GPM_SCRATCH_ADDR, RLC_CLEAR_STATE_DESCRIPTOR_OFFSET); in gfx_v7_0_init_gfx_cgpg()
3837 WREG32(mmRLC_GPM_SCRATCH_ADDR, RLC_CLEAR_STATE_DESCRIPTOR_OFFSET); in gfx_v7_0_init_gfx_cgpg()
3842 WREG32(mmRLC_GPM_SCRATCH_ADDR, RLC_SAVE_AND_RESTORE_STARTING_OFFSET); in gfx_v7_0_init_gfx_cgpg()
H A Dgfx_v8_0.c3961 WREG32(mmRLC_GPM_SCRATCH_ADDR, adev->gfx.rlc.reg_list_format_start); in gfx_v8_0_init_save_restore_list()
3967 WREG32(mmRLC_GPM_SCRATCH_ADDR, adev->gfx.rlc.reg_restore_list_size); in gfx_v8_0_init_save_restore_list()
3971 WREG32(mmRLC_GPM_SCRATCH_ADDR, in gfx_v8_0_init_save_restore_list()
H A Dgfx_v9_0.c2578 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_SCRATCH_ADDR), in gfx_v9_1_init_rlc_save_restore_list()
2611 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_SCRATCH_ADDR), in gfx_v9_1_init_rlc_save_restore_list()
2616 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_SCRATCH_ADDR), in gfx_v9_1_init_rlc_save_restore_list()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_d.h1329 #define mmRLC_GPM_SCRATCH_ADDR 0x312c macro
H A Dgfx_7_0_d.h1316 #define mmRLC_GPM_SCRATCH_ADDR 0x312c macro
H A Dgfx_8_1_d.h1426 #define mmRLC_GPM_SCRATCH_ADDR 0xec6c macro
H A Dgfx_8_0_d.h1429 #define mmRLC_GPM_SCRATCH_ADDR 0xec6c macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h6109 #define mmRLC_GPM_SCRATCH_ADDR macro
H A Dgc_9_1_offset.h6331 #define mmRLC_GPM_SCRATCH_ADDR macro
H A Dgc_9_2_1_offset.h6309 #define mmRLC_GPM_SCRATCH_ADDR macro
H A Dgc_10_1_0_offset.h10481 #define mmRLC_GPM_SCRATCH_ADDR macro
H A Dgc_10_3_0_offset.h10213 #define mmRLC_GPM_SCRATCH_ADDR macro