Home
last modified time | relevance | path

Searched refs:mmPA_SC_MODE_CNTL_0_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h4090 #define mmPA_SC_MODE_CNTL_0_BASE_IDX … macro
H A Dgc_9_1_offset.h4320 #define mmPA_SC_MODE_CNTL_0_BASE_IDX … macro
H A Dgc_9_2_1_offset.h4274 #define mmPA_SC_MODE_CNTL_0_BASE_IDX … macro
H A Dgc_10_1_0_offset.h6482 #define mmPA_SC_MODE_CNTL_0_BASE_IDX … macro
H A Dgc_10_3_0_offset.h6113 #define mmPA_SC_MODE_CNTL_0_BASE_IDX … macro