Home
last modified time | relevance | path

Searched refs:mmGC_CAC_IND_DATA (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsoc15.c281 r = RREG32_SOC15(GC, 0, mmGC_CAC_IND_DATA); in soc15_gc_cac_rreg()
292 WREG32_SOC15(GC, 0, mmGC_CAC_IND_DATA, (v)); in soc15_gc_cac_wreg()
H A Dvi.c422 r = RREG32(mmGC_CAC_IND_DATA); in vi_gc_cac_rreg()
433 WREG32(mmGC_CAC_IND_DATA, (v)); in vi_gc_cac_wreg()
H A Dgfx_v10_0.c9516 WREG32_SOC15(GC, 0, mmGC_CAC_IND_DATA, in gfx_v10_3_set_power_brake_sequence()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_d.h2827 #define mmGC_CAC_IND_DATA 0x129b macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2985 #define mmGC_CAC_IND_DATA … macro
H A Dgc_9_1_offset.h3215 #define mmGC_CAC_IND_DATA … macro
H A Dgc_9_2_1_offset.h3169 #define mmGC_CAC_IND_DATA … macro
H A Dgc_10_1_0_offset.h5489 #define mmGC_CAC_IND_DATA … macro
H A Dgc_10_3_0_offset.h5124 #define mmGC_CAC_IND_DATA … macro