Home
last modified time | relevance | path

Searched refs:mmCP_MEC2_F32_INT_DIS (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_1_d.h287 #define mmCP_MEC2_F32_INT_DIS 0x30be macro
H A Dgfx_8_0_d.h286 #define mmCP_MEC2_F32_INT_DIS 0x30be macro
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_0.c539 SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_MEC2_F32_INT_DIS, 0x00000800, 0x00000800),
604 SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_MEC2_F32_INT_DIS, 0x00000800, 0x00000800),
698 SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_MEC2_F32_INT_DIS, 0x00000800, 0x00000800),
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2613 #define mmCP_MEC2_F32_INT_DIS macro
H A Dgc_9_1_offset.h2883 #define mmCP_MEC2_F32_INT_DIS macro
H A Dgc_9_2_1_offset.h2817 #define mmCP_MEC2_F32_INT_DIS macro
H A Dgc_10_1_0_offset.h4947 #define mmCP_MEC2_F32_INT_DIS macro
H A Dgc_10_3_0_offset.h4606 #define mmCP_MEC2_F32_INT_DIS macro