Searched refs:mmCP_CPC_IC_BASE_CNTL (Results 1 – 10 of 10) sorted by relevance
| /openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
| H A D | smu8_smumgr.c | 198 mmCP_CPC_IC_BASE_CNTL); in smu8_load_mec_firmware()
204 cgs_write_register(hwmgr->device, mmCP_CPC_IC_BASE_CNTL, tmp); in smu8_load_mec_firmware()
|
| /openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| H A D | gfx_8_1_d.h | 348 #define mmCP_CPC_IC_BASE_CNTL 0x30bb macro
|
| H A D | gfx_8_0_d.h | 348 #define mmCP_CPC_IC_BASE_CNTL 0x30bb macro
|
| /openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_0_offset.h | 2607 #define mmCP_CPC_IC_BASE_CNTL … macro
|
| H A D | gc_9_1_offset.h | 2877 #define mmCP_CPC_IC_BASE_CNTL … macro
|
| H A D | gc_9_2_1_offset.h | 2811 #define mmCP_CPC_IC_BASE_CNTL … macro
|
| H A D | gc_10_1_0_offset.h | 10281 #define mmCP_CPC_IC_BASE_CNTL … macro
|
| H A D | gc_10_3_0_offset.h | 10003 #define mmCP_CPC_IC_BASE_CNTL … macro
|
| /openbmc/linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | gfx_v10_0.c | 6270 tmp = RREG32_SOC15(GC, 0, mmCP_CPC_IC_BASE_CNTL); in gfx_v10_0_cp_compute_load_microcode()
6274 WREG32_SOC15(GC, 0, mmCP_CPC_IC_BASE_CNTL, tmp); in gfx_v10_0_cp_compute_load_microcode()
|
| H A D | gfx_v9_0.c | 3199 WREG32_SOC15(GC, 0, mmCP_CPC_IC_BASE_CNTL, tmp); in gfx_v9_0_cp_compute_load_microcode()
|