Home
last modified time | relevance | path

Searched refs:mmCOMPUTE_PGM_RSRC1 (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h333 #define mmCOMPUTE_PGM_RSRC1 0x2E12 macro
H A Dgfx_7_2_d.h1217 #define mmCOMPUTE_PGM_RSRC1 0x2e12 macro
H A Dgfx_7_0_d.h1204 #define mmCOMPUTE_PGM_RSRC1 0x2e12 macro
H A Dgfx_8_1_d.h1302 #define mmCOMPUTE_PGM_RSRC1 0x2e12 macro
H A Dgfx_8_0_d.h1299 #define mmCOMPUTE_PGM_RSRC1 0x2e12 macro
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_0.c4200 { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_PGM_RSRC1), 0x3f },
4217 { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_PGM_RSRC1), 0xbf },
4234 { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_PGM_RSRC1), 0x240 }, /* (80 GPRS) */
4251 { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_PGM_RSRC1), 0x240 }, /* (80 GPRS) */
H A Dgfx_v8_0.c1403 mmCOMPUTE_PGM_RSRC1, 0x100004f, /* VGPRS=15 (64 logical VGPRs), SGPRS=1 (16 SGPRs), BULKY=1 */
1424 mmCOMPUTE_PGM_RSRC1, 0x240, /* SGPRS=9 (80 GPRS) */
1445 mmCOMPUTE_PGM_RSRC1, 0x240, /* SGPRS=9 (80 GPRS) */
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2214 #define mmCOMPUTE_PGM_RSRC1 … macro
H A Dgc_9_1_offset.h2499 #define mmCOMPUTE_PGM_RSRC1 … macro
H A Dgc_9_2_1_offset.h2433 #define mmCOMPUTE_PGM_RSRC1 … macro
H A Dgc_10_1_0_offset.h4571 #define mmCOMPUTE_PGM_RSRC1 … macro
H A Dgc_10_3_0_offset.h4230 #define mmCOMPUTE_PGM_RSRC1 … macro