Home
last modified time | relevance | path

Searched refs:mes_queue_id (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsdma_v5_2.c1427 uint32_t mes_queue_id = entry->src_data[0]; in sdma_v5_2_process_trap_irq() local
1431 if (adev->enable_mes && (mes_queue_id & AMDGPU_FENCE_MES_QUEUE_FLAG)) { in sdma_v5_2_process_trap_irq()
1434 mes_queue_id &= AMDGPU_FENCE_MES_QUEUE_ID_MASK; in sdma_v5_2_process_trap_irq()
1437 queue = idr_find(&adev->mes.queue_id_idr, mes_queue_id); in sdma_v5_2_process_trap_irq()
1439 DRM_DEBUG("process smda queue id = %d\n", mes_queue_id); in sdma_v5_2_process_trap_irq()
H A Dsdma_v6_0.c1473 uint32_t mes_queue_id = entry->src_data[0]; in sdma_v6_0_process_trap_irq() local
1477 if (adev->enable_mes && (mes_queue_id & AMDGPU_FENCE_MES_QUEUE_FLAG)) { in sdma_v6_0_process_trap_irq()
1480 mes_queue_id &= AMDGPU_FENCE_MES_QUEUE_ID_MASK; in sdma_v6_0_process_trap_irq()
1483 queue = idr_find(&adev->mes.queue_id_idr, mes_queue_id); in sdma_v6_0_process_trap_irq()
1485 DRM_DEBUG("process smda queue id = %d\n", mes_queue_id); in sdma_v6_0_process_trap_irq()
H A Dsdma_v5_0.c1567 uint32_t mes_queue_id = entry->src_data[0]; in sdma_v5_0_process_trap_irq() local
1571 if (adev->enable_mes && (mes_queue_id & AMDGPU_FENCE_MES_QUEUE_FLAG)) { in sdma_v5_0_process_trap_irq()
1574 mes_queue_id &= AMDGPU_FENCE_MES_QUEUE_ID_MASK; in sdma_v5_0_process_trap_irq()
1577 queue = idr_find(&adev->mes.queue_id_idr, mes_queue_id); in sdma_v5_0_process_trap_irq()
1579 DRM_DEBUG("process smda queue id = %d\n", mes_queue_id); in sdma_v5_0_process_trap_irq()
H A Dgfx_v11_0.c5849 uint32_t mes_queue_id = entry->src_data[0]; in gfx_v11_0_eop_irq() local
5853 if (adev->enable_mes && (mes_queue_id & AMDGPU_FENCE_MES_QUEUE_FLAG)) { in gfx_v11_0_eop_irq()
5856 mes_queue_id &= AMDGPU_FENCE_MES_QUEUE_ID_MASK; in gfx_v11_0_eop_irq()
5859 queue = idr_find(&adev->mes.queue_id_idr, mes_queue_id); in gfx_v11_0_eop_irq()
5861 DRM_DEBUG("process mes queue id = %d\n", mes_queue_id); in gfx_v11_0_eop_irq()
H A Dgfx_v10_0.c8900 uint32_t mes_queue_id = entry->src_data[0]; in gfx_v10_0_eop_irq() local
8904 if (adev->enable_mes && (mes_queue_id & AMDGPU_FENCE_MES_QUEUE_FLAG)) { in gfx_v10_0_eop_irq()
8907 mes_queue_id &= AMDGPU_FENCE_MES_QUEUE_ID_MASK; in gfx_v10_0_eop_irq()
8910 queue = idr_find(&adev->mes.queue_id_idr, mes_queue_id); in gfx_v10_0_eop_irq()
8912 DRM_DEBUG("process mes queue id = %d\n", mes_queue_id); in gfx_v10_0_eop_irq()