Home
last modified time | relevance | path

Searched refs:intel_dkl_phy_read (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_dkl_phy.h17 intel_dkl_phy_read(struct drm_i915_private *i915, struct intel_dkl_phy_reg reg);
H A Dintel_dkl_phy.c45 intel_dkl_phy_read(struct drm_i915_private *i915, struct intel_dkl_phy_reg reg) in intel_dkl_phy_read() function
H A Dintel_dpll_mgr.c3485 hw_state->mg_refclkin_ctl = intel_dkl_phy_read(dev_priv, in dkl_pll_get_hw_state()
3490 intel_dkl_phy_read(dev_priv, DKL_CLKTOP2_HSCLKCTL(tc_port)); in dkl_pll_get_hw_state()
3498 intel_dkl_phy_read(dev_priv, DKL_CLKTOP2_CORECLKCTL1(tc_port)); in dkl_pll_get_hw_state()
3502 hw_state->mg_pll_div0 = intel_dkl_phy_read(dev_priv, DKL_PLL_DIV0(tc_port)); in dkl_pll_get_hw_state()
3508 hw_state->mg_pll_div1 = intel_dkl_phy_read(dev_priv, DKL_PLL_DIV1(tc_port)); in dkl_pll_get_hw_state()
3512 hw_state->mg_pll_ssc = intel_dkl_phy_read(dev_priv, DKL_PLL_SSC(tc_port)); in dkl_pll_get_hw_state()
3518 hw_state->mg_pll_bias = intel_dkl_phy_read(dev_priv, DKL_PLL_BIAS(tc_port)); in dkl_pll_get_hw_state()
3523 intel_dkl_phy_read(dev_priv, DKL_PLL_TDC_COLDST_BIAS(tc_port)); in dkl_pll_get_hw_state()
3706 val = intel_dkl_phy_read(dev_priv, DKL_REFCLKIN_CTL(tc_port)); in dkl_pll_write()
3711 val = intel_dkl_phy_read(dev_priv, DKL_CLKTOP2_CORECLKCTL1(tc_port)); in dkl_pll_write()
[all …]
H A Dintel_display_power_well.c541 if (wait_for(intel_dkl_phy_read(dev_priv, DKL_CMN_UC_DW_27(tc_port)) & in icl_tc_phy_aux_power_well_enable()
H A Dintel_ddi.c2095 ln0 = intel_dkl_phy_read(dev_priv, DKL_DP_MODE(tc_port, 0)); in icl_program_mg_dp_mode()
2096 ln1 = intel_dkl_phy_read(dev_priv, DKL_DP_MODE(tc_port, 1)); in icl_program_mg_dp_mode()