| /openbmc/linux/drivers/gpu/drm/i915/display/ |
| H A D | intel_tv.c | 321 u16 hblank_start, hblank_end, htotal; member
394 .hsync_end = 64, .hblank_end = 124,
436 .hsync_end = 64, .hblank_end = 124,
479 .hsync_end = 64, .hblank_end = 124,
522 .hsync_end = 64, .hblank_end = 124,
565 .hsync_end = 64, .hblank_end = 128,
610 .hsync_end = 64, .hblank_end = 142,
652 .hsync_end = 64, .hblank_end = 122,
676 .hsync_end = 64, .hblank_end = 139,
700 .hsync_end = 80, .hblank_end = 300,
[all …]
|
| /openbmc/linux/drivers/video/fbdev/ |
| H A D | gbefb.c | 519 timing->hblank_end = timing->htotal; in compute_gbe_timing()
567 timing->hblank_end - 3); in gbe_set_timing_info()
577 SET_GBE_FIELD(VT_HCMAP, HCMAP_OFF, val, timing->hblank_end); in gbe_set_timing_info()
589 if (timing->hblank_end >= 20) in gbe_set_timing_info()
591 timing->hblank_end - 20); in gbe_set_timing_info()
594 timing->htotal - (20 - timing->hblank_end)); in gbe_set_timing_info()
599 if (timing->hblank_end >= GBE_CRS_MAGIC) in gbe_set_timing_info()
601 timing->hblank_end - GBE_CRS_MAGIC); in gbe_set_timing_info()
605 timing->hblank_end)); in gbe_set_timing_info()
610 SET_GBE_FIELD(VC_START_XY, VC_STARTX, val, timing->hblank_end - 4); in gbe_set_timing_info()
[all …]
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
| H A D | display_rq_dlg_calc_32.c | 231 unsigned int hblank_end = dst->hblank_end; in dml32_rq_dlg_get_dlg_reg() local
334 dlg_regs->refcyc_h_blank_end = (unsigned int) ((double) hblank_end * ref_freq_to_pix_freq); in dml32_rq_dlg_get_dlg_reg()
341 dlg_regs->refcyc_h_blank_end = (unsigned int) (((double) hblank_end in dml32_rq_dlg_get_dlg_reg()
|
| /openbmc/u-boot/drivers/video/tegra124/ |
| H A D | sor.c | 617 u32 vblank_end, hblank_end; in tegra_dc_sor_config_panel() local
653 hblank_end = hsync_end + timing->hback_porch.typ; in tegra_dc_sor_config_panel()
656 hblank_end << NV_HEAD_STATE3_HBLANK_END_SHIFT); in tegra_dc_sor_config_panel()
659 hblank_start = hblank_end + timing->hactive.typ; in tegra_dc_sor_config_panel()
|
| /openbmc/linux/include/video/ |
| H A D | gbe.h | 293 short hblank_end; /* Horizontal blank end */ member
|
| /openbmc/linux/drivers/video/fbdev/intelfb/ |
| H A D | intelfbhw.c | 1045 u32 hsync_start, hsync_end, hblank_start, hblank_end, htotal, hactive; in intelfbhw_mode_to_hw() local
1176 hblank_end = htotal; in intelfbhw_mode_to_hw()
1180 hblank_end); in intelfbhw_mode_to_hw()
1211 hblank_end--; in intelfbhw_mode_to_hw()
1212 if (check_overflow(hblank_end, HBLANKEND_MASK, "CRTC hblank_end")) in intelfbhw_mode_to_hw()
1236 (hblank_end << HSYNCEND_SHIFT); in intelfbhw_mode_to_hw()
|
| /openbmc/linux/drivers/video/fbdev/vermilion/ |
| H A D | vermilion.c | 774 u32 htotal, hactive, hblank_start, hblank_end, hsync_start, hsync_end; in vmlfb_set_par_locked() local
790 hblank_end = htotal; in vmlfb_set_par_locked()
838 ((hblank_end - 1) << 16) | (hblank_start - 1)); in vmlfb_set_par_locked()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| H A D | display_rq_dlg_calc_30.c | 917 unsigned int hblank_end = dst->hblank_end; in dml_rq_dlg_get_dlg_params() local
1217 disp_dlg_regs->refcyc_h_blank_end = (unsigned int)((double) hblank_end * ref_freq_to_pix_freq); in dml_rq_dlg_get_dlg_params()
1221 …disp_dlg_regs->refcyc_h_blank_end = (unsigned int)(((double) hblank_end + odm_pipe_index * (double… in dml_rq_dlg_get_dlg_params()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| H A D | display_rq_dlg_calc_31.c | 879 unsigned int hblank_end = dst->hblank_end; in dml_rq_dlg_get_dlg_params() local
1091 disp_dlg_regs->refcyc_h_blank_end = (unsigned int) ((double) hblank_end * ref_freq_to_pix_freq); in dml_rq_dlg_get_dlg_params()
1095 …disp_dlg_regs->refcyc_h_blank_end = (unsigned int) (((double) hblank_end + odm_pipe_index * (doubl… in dml_rq_dlg_get_dlg_params()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/ |
| H A D | display_rq_dlg_calc_314.c | 964 unsigned int hblank_end = dst->hblank_end; in dml_rq_dlg_get_dlg_params() local
1178 disp_dlg_regs->refcyc_h_blank_end = (unsigned int) ((double) hblank_end * ref_freq_to_pix_freq); in dml_rq_dlg_get_dlg_params()
1183 …disp_dlg_regs->refcyc_h_blank_end = (unsigned int) (((double) hblank_end + odm_pipe_index * (doubl… in dml_rq_dlg_get_dlg_params()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/ |
| H A D | display_mode_lib.c | 226 dml_print("DML PARAMS: hblank_end = %d\n", pipe_dest->hblank_end); in dml_log_pipe_params()
|
| H A D | display_mode_structs.h | 513 unsigned int hblank_end; member
|
| H A D | dml1_display_rq_dlg_calc.c | 1011 unsigned int hblank_end = e2e_pipe_param->pipe.dest.hblank_end; in dml1_rq_dlg_get_dlg_params() local
1157 disp_dlg_regs->refcyc_h_blank_end = (unsigned int) ((double) hblank_end in dml1_rq_dlg_get_dlg_params()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| H A D | display_rq_dlg_calc_20.c | 808 unsigned int hblank_end = dst->hblank_end; in dml20_rq_dlg_get_dlg_params() local
934 disp_dlg_regs->refcyc_h_blank_end = (unsigned int) ((double) hblank_end in dml20_rq_dlg_get_dlg_params()
|
| H A D | display_rq_dlg_calc_20v2.c | 808 unsigned int hblank_end = dst->hblank_end; in dml20v2_rq_dlg_get_dlg_params() local
934 disp_dlg_regs->refcyc_h_blank_end = (unsigned int) ((double) hblank_end in dml20v2_rq_dlg_get_dlg_params()
|
| H A D | dcn20_fpu.c | 1383 pipes[pipe_cnt].pipe.dest.hblank_end = pipes[pipe_cnt].pipe.dest.hblank_start in dcn20_populate_dml_pipes_from_context()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| H A D | display_rq_dlg_calc_21.c | 854 unsigned int hblank_end = dst->hblank_end; in dml_rq_dlg_get_dlg_params() local
980 disp_dlg_regs->refcyc_h_blank_end = (unsigned int) ((double) hblank_end in dml_rq_dlg_get_dlg_params()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/calcs/ |
| H A D | dcn_calcs.c | 433 input->dest.hblank_end = input->dest.hblank_start in pipe_ctx_to_e2e_pipe_params()
|
| /openbmc/linux/drivers/gpu/drm/i915/ |
| H A D | i915_reg.h | 1935 #define HBLANK_END(hblank_end) REG_FIELD_PREP(HBLANK_END_MASK, (hblank_end)) argument
|