Home
last modified time | relevance | path

Searched refs:hal (Results 1 – 25 of 77) sorted by relevance

1234

/openbmc/linux/drivers/staging/rtl8723bs/
H A DMakefile20 hal/hal_intf.o \
21 hal/hal_com.o \
22 hal/hal_com_phycfg.o \
23 hal/hal_btcoex.o \
24 hal/hal_sdio.o \
25 hal/hal_pwr_seq.o \
26 hal/HalPhyRf.o \
27 hal/HalPwrSeqCmd.o \
28 hal/odm.o \
29 hal/odm_CfoTracking.o \
[all …]
/openbmc/linux/drivers/net/wireless/realtek/rtw89/
H A Dchan.c113 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_assign_entity_chan() local
114 struct rtw89_chan *chan = &hal->sub[idx].chan; in rtw89_assign_entity_chan()
115 struct rtw89_chan_rcd *rcd = &hal->sub[idx].rcd; in rtw89_assign_entity_chan()
132 struct rtw89_hal *hal = &rtwdev->hal; in __rtw89_config_entity_chandef() local
134 hal->sub[idx].chandef = *chandef; in __rtw89_config_entity_chandef()
137 set_bit(idx, hal->entity_map); in __rtw89_config_entity_chandef()
151 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_config_roc_chandef() local
155 cur = atomic_cmpxchg(&hal->roc_entity_idx, in rtw89_config_roc_chandef()
163 hal->roc_chandef = *chandef; in rtw89_config_roc_chandef()
165 cur = atomic_cmpxchg(&hal->roc_entity_idx, idx, in rtw89_config_roc_chandef()
[all …]
H A Dchan.h15 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_get_entity_state() local
17 return READ_ONCE(hal->entity_active); in rtw89_get_entity_state()
22 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_set_entity_state() local
24 WRITE_ONCE(hal->entity_active, active); in rtw89_set_entity_state()
30 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_get_entity_mode() local
32 return READ_ONCE(hal->entity_mode); in rtw89_get_entity_mode()
38 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_set_entity_mode() local
40 WRITE_ONCE(hal->entity_mode, mode); in rtw89_set_entity_mode()
H A Dmac80211.c239 rtwdev->hal.rx_fltr &= ~B_AX_A_MC; in rtw89_ops_configure_filter()
241 rtwdev->hal.rx_fltr |= B_AX_A_MC; in rtw89_ops_configure_filter()
245 rtwdev->hal.rx_fltr |= B_AX_A_CRC32_ERR; in rtw89_ops_configure_filter()
247 rtwdev->hal.rx_fltr &= ~B_AX_A_CRC32_ERR; in rtw89_ops_configure_filter()
251 rtwdev->hal.rx_fltr &= ~B_AX_A_A1_MATCH; in rtw89_ops_configure_filter()
253 rtwdev->hal.rx_fltr |= B_AX_A_A1_MATCH; in rtw89_ops_configure_filter()
257 rtwdev->hal.rx_fltr &= ~B_AX_A_BCN_CHK_EN; in rtw89_ops_configure_filter()
258 rtwdev->hal.rx_fltr &= ~B_AX_A_BC; in rtw89_ops_configure_filter()
259 rtwdev->hal.rx_fltr &= ~B_AX_A_A1_MATCH; in rtw89_ops_configure_filter()
261 rtwdev->hal.rx_fltr |= B_AX_A_BCN_CHK_EN; in rtw89_ops_configure_filter()
[all …]
H A Defuse.c54 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_enable_efuse_pwr_cut_ddv() local
66 if (chip_id == RTL8852B && hal->cv == CHIP_CAV) in rtw89_enable_efuse_pwr_cut_ddv()
73 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_disable_efuse_pwr_cut_ddv() local
78 if (chip_id == RTL8852B && hal->cv == CHIP_CAV) in rtw89_disable_efuse_pwr_cut_ddv()
H A Dcore.c321 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_core_set_chip_txpwr() local
348 roc_idx = atomic_read(&hal->roc_entity_idx); in rtw89_core_set_chip_txpwr()
359 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_set_channel() local
387 roc_idx = atomic_read(&hal->roc_entity_idx); in rtw89_set_channel()
644 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_core_get_no_ul_ofdma_htc() local
656 le32_encode_bits(hal->rx_nss - 1, RTW89_HTC_MASK_HTC_OM_RX_NSS) | in rtw89_core_get_no_ul_ofdma_htc()
659 le32_encode_bits(hal->tx_nss - 1, RTW89_HTC_MASK_HTC_OM_TX_NSTS) | in rtw89_core_get_no_ul_ofdma_htc()
1277 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_core_rx_process_phy_ppdu_iter() local
1278 u8 ant_num = hal->ant_diversity ? 2 : rtwdev->chip->rf_path_num; in rtw89_core_rx_process_phy_ppdu_iter()
1286 if (hal->ant_diversity && hal->antenna_rx) { in rtw89_core_rx_process_phy_ppdu_iter()
[all …]
H A Dphy.c321 for (i = 0; i < rtwdev->hal.tx_nss; i++) in rtw89_phy_ra_sta_update()
377 ra->ss_num = min(sta->deflink.rx_nss, rtwdev->hal.tx_nss) - 1; in rtw89_phy_ra_sta_update()
484 u8 tx_nss = rtwdev->hal.tx_nss; in rtw89_phy_rate_pattern_vif()
1299 u8 cv = rtwdev->hal.cv; in rtw89_phy_init_reg()
2501 if (rtwdev->chip->chip_id == RTL8852A && rtwdev->hal.cv == CHIP_CBV) in rtw89_dcfo_comp()
2908 if (chip->chip_id == RTL8852B && rtwdev->hal.cv > CHIP_CBV) in rtw89_phy_ul_tb_assoc()
3072 struct rtw89_hal *hal = &rtwdev->hal; in rtw89_phy_antdiv_parse() local
3074 if (!hal->ant_diversity || hal->ant_diversity_fixed) in rtw89_phy_antdiv_parse()
3082 if (hal->antenna_rx == RF_A) in rtw89_phy_antdiv_parse()
3084 else if (hal->antenna_rx == RF_B) in rtw89_phy_antdiv_parse()
[all …]
/openbmc/linux/drivers/net/wireless/ath/ath11k/
H A Dhal.c195 struct ath11k_hal *hal = &ab->hal; in ath11k_hal_alloc_cont_rdp() local
199 hal->rdp.vaddr = dma_alloc_coherent(ab->dev, size, &hal->rdp.paddr, in ath11k_hal_alloc_cont_rdp()
201 if (!hal->rdp.vaddr) in ath11k_hal_alloc_cont_rdp()
209 struct ath11k_hal *hal = &ab->hal; in ath11k_hal_free_cont_rdp() local
212 if (!hal->rdp.vaddr) in ath11k_hal_free_cont_rdp()
217 hal->rdp.vaddr, hal->rdp.paddr); in ath11k_hal_free_cont_rdp()
218 hal->rdp.vaddr = NULL; in ath11k_hal_free_cont_rdp()
223 struct ath11k_hal *hal = &ab->hal; in ath11k_hal_alloc_cont_wrp() local
227 hal->wrp.vaddr = dma_alloc_coherent(ab->dev, size, &hal->wrp.paddr, in ath11k_hal_alloc_cont_wrp()
229 if (!hal->wrp.vaddr) in ath11k_hal_alloc_cont_wrp()
[all …]
H A Ddbring.c52 srng = &ab->hal.srng_list[ring->refill_srng.ring_id]; in ath11k_dbring_bufs_replenish()
116 srng = &ar->ab->hal.srng_list[ring->refill_srng.ring_id]; in ath11k_dbring_fill_bufs()
207 srng = &ab->hal.srng_list[ring->refill_srng.ring_id]; in ath11k_dbring_buf_setup()
324 srng = &ab->hal.srng_list[ring->refill_srng.ring_id]; in ath11k_dbring_buffer_release_event()
/openbmc/linux/drivers/net/wireless/ath/ath12k/
H A Dhal.c521 struct ath12k_hal *hal = &ab->hal; in ath12k_hal_srng_create_config_qcn9274() local
524 hal->srng_config = kmemdup(hw_srng_config_template, in ath12k_hal_srng_create_config_qcn9274()
527 if (!hal->srng_config) in ath12k_hal_srng_create_config_qcn9274()
530 s = &hal->srng_config[HAL_REO_DST]; in ath12k_hal_srng_create_config_qcn9274()
536 s = &hal->srng_config[HAL_REO_EXCEPTION]; in ath12k_hal_srng_create_config_qcn9274()
540 s = &hal->srng_config[HAL_REO_REINJECT]; in ath12k_hal_srng_create_config_qcn9274()
546 s = &hal->srng_config[HAL_REO_CMD]; in ath12k_hal_srng_create_config_qcn9274()
550 s = &hal->srng_config[HAL_REO_STATUS]; in ath12k_hal_srng_create_config_qcn9274()
554 s = &hal->srng_config[HAL_TCL_DATA]; in ath12k_hal_srng_create_config_qcn9274()
560 s = &hal->srng_config[HAL_TCL_CMD]; in ath12k_hal_srng_create_config_qcn9274()
[all …]
H A Dhal_rx.c48 static int ath12k_hal_reo_cmd_flush_cache(struct ath12k_hal *hal, in ath12k_hal_reo_cmd_flush_cache() argument
53 u8 avail_slot = ffz(hal->avail_blk_resource); in ath12k_hal_reo_cmd_flush_cache()
59 hal->current_blk_index = avail_slot; in ath12k_hal_reo_cmd_flush_cache()
241 ret = ath12k_hal_reo_cmd_flush_cache(&ab->hal, reo_desc, cmd); in ath12k_hal_reo_cmd_send()
545 struct ath12k_hal *hal = &ab->hal; in ath12k_hal_reo_flush_cache_status() local
563 hal->avail_blk_resource |= BIT(hal->current_blk_index); in ath12k_hal_reo_flush_cache_status()
586 struct ath12k_hal *hal = &ab->hal; in ath12k_hal_reo_unblk_cache_status() local
607 hal->avail_blk_resource &= ~BIT(hal->current_blk_index); in ath12k_hal_reo_unblk_cache_status()
H A Ddbring.c23 srng = &ab->hal.srng_list[ring->refill_srng.ring_id]; in ath12k_dbring_bufs_replenish()
86 srng = &ab->hal.srng_list[ring->refill_srng.ring_id]; in ath12k_dbring_fill_bufs()
171 srng = &ab->hal.srng_list[ring->refill_srng.ring_id]; in ath12k_dbring_buf_setup()
286 srng = &ab->hal.srng_list[ring->refill_srng.ring_id]; in ath12k_dbring_buffer_release_event()
/openbmc/linux/drivers/net/wireless/realtek/rtw88/
H A Dphy.c230 struct rtw_hal *hal = &rtwdev->hal; in rtw_phy_dig_write() local
239 for (path = 0; path < hal->rf_path_num; path++) { in rtw_phy_dig_write()
633 for (i = 0; i < rtwdev->hal.rf_path_num; i++) { in rtw_phy_parsing_cfo_iter()
728 if (rtwdev->hal.current_band_type != RTW_BAND_2G) in rtw_phy_cck_pd()
897 struct rtw_hal *hal = &rtwdev->hal; in rtw_phy_read_rf() local
902 if (rf_path >= hal->rf_phy_num) { in rtw_phy_read_rf()
920 struct rtw_hal *hal = &rtwdev->hal; in rtw_phy_read_rf_sipi() local
929 if (rf_path >= hal->rf_phy_num) { in rtw_phy_read_rf_sipi()
969 struct rtw_hal *hal = &rtwdev->hal; in rtw_phy_write_rf_reg_sipi() local
976 if (rf_path >= hal->rf_phy_num) { in rtw_phy_write_rf_reg_sipi()
[all …]
H A Dsar.c11 const struct rtw_hal *hal = &rtwdev->hal; in rtw_query_sar() local
12 const struct rtw_sar *sar = &hal->sar; in rtw_query_sar()
27 struct rtw_hal *hal = &rtwdev->hal; in rtw_apply_sar() local
28 struct rtw_sar *sar = &hal->sar; in rtw_apply_sar()
36 rtw_phy_set_tx_power_level(rtwdev, hal->current_channel); in rtw_apply_sar()
44 struct rtw_hal *hal = &rtwdev->hal; in rtw_sar_to_phy() local
52 hal->tx_pwr_by_rate_base_2g[arg->path][arg->rs] : in rtw_sar_to_phy()
53 hal->tx_pwr_by_rate_base_5g[arg->path][arg->rs]; in rtw_sar_to_phy()
H A Dmain.c724 struct rtw_hal *hal = &rtwdev->hal; in rtw_update_channel() local
725 u8 *cch_by_bw = hal->cch_by_bw; in rtw_update_channel()
794 hal->current_primary_channel_index = primary_channel_idx; in rtw_update_channel()
795 hal->current_band_width = bandwidth; in rtw_update_channel()
796 hal->primary_channel = primary_channel; in rtw_update_channel()
797 hal->current_channel = center_channel; in rtw_update_channel()
798 hal->current_band_type = band; in rtw_update_channel()
799 hal->sar_band = sar_band; in rtw_update_channel()
855 struct rtw_hal *hal = &rtwdev->hal; in rtw_set_channel() local
874 hal->current_primary_channel_index); in rtw_set_channel()
[all …]
H A Drtw8822b.c135 for (path = RF_PATH_A; path < rtwdev->hal.rf_path_num; path++) { in rtw8822b_pwrtrack_init()
153 struct rtw_hal *hal = &rtwdev->hal; in rtw8822b_phy_set_param() local
177 rtw8822b_config_trx_mode(rtwdev, hal->antenna_tx, hal->antenna_rx, in rtw8822b_phy_set_param()
291 struct rtw_hal *hal = &rtwdev->hal; in rtw8822b_set_channel_rfe_efem() local
305 if (hal->antenna_rx == BB_PATH_AB || in rtw8822b_set_channel_rfe_efem()
306 hal->antenna_tx == BB_PATH_AB) { in rtw8822b_set_channel_rfe_efem()
309 } else if (hal->antenna_rx == hal->antenna_tx) { in rtw8822b_set_channel_rfe_efem()
320 struct rtw_hal *hal = &rtwdev->hal; in rtw8822b_set_channel_rfe_ifem() local
335 if (hal->antenna_rx == BB_PATH_AB || in rtw8822b_set_channel_rfe_ifem()
336 hal->antenna_tx == BB_PATH_AB) { in rtw8822b_set_channel_rfe_ifem()
[all …]
H A Dmac80211.c283 rtwdev->hal.rcr |= BIT_AM; in rtw_ops_configure_filter()
285 rtwdev->hal.rcr &= ~(BIT_AM); in rtw_ops_configure_filter()
289 rtwdev->hal.rcr |= BIT_ACRC32; in rtw_ops_configure_filter()
291 rtwdev->hal.rcr &= ~(BIT_ACRC32); in rtw_ops_configure_filter()
295 rtwdev->hal.rcr |= BIT_AAP; in rtw_ops_configure_filter()
297 rtwdev->hal.rcr &= ~(BIT_AAP); in rtw_ops_configure_filter()
301 rtwdev->hal.rcr &= ~(BIT_CBSSID_BCN | BIT_CBSSID_DATA); in rtw_ops_configure_filter()
303 rtwdev->hal.rcr |= BIT_CBSSID_BCN; in rtw_ops_configure_filter()
308 changed_flags, *new_flags, rtwdev->hal.rcr); in rtw_ops_configure_filter()
310 rtw_write32(rtwdev, REG_RCR, rtwdev->hal.rcr); in rtw_ops_configure_filter()
[all …]
H A Drtw8821c.c50 struct rtw_hal *hal = &rtwdev->hal; in rtw8821c_read_efuse() local
74 hal->pkg_type = map->rfe_option & BIT(5) ? 1 : 0; in rtw8821c_read_efuse()
83 hal->rfe_btg = true; in rtw8821c_read_efuse()
160 struct rtw_hal *hal = &rtwdev->hal; in rtw8821c_phy_set_param() local
195 hal->ch_param[0] = rtw_read32_mask(rtwdev, REG_TXSF2, MASKDWORD); in rtw8821c_phy_set_param()
196 hal->ch_param[1] = rtw_read32_mask(rtwdev, REG_TXSF6, MASKDWORD); in rtw8821c_phy_set_param()
197 hal->ch_param[2] = rtw_read32_mask(rtwdev, REG_TXFILTER, MASKDWORD); in rtw8821c_phy_set_param()
312 struct rtw_hal *hal = &rtwdev->hal; in rtw8821c_set_channel_rf() local
344 if (hal->rfe_btg) in rtw8821c_set_channel_rf()
387 struct rtw_hal *hal = &rtwdev->hal; in rtw8821c_set_channel_bb() local
[all …]
H A Ddebug.c553 for (path = 0; path < rtwdev->hal.rf_path_num; path++) { in rtw_debug_get_rf_dump()
656 struct rtw_hal *hal = &rtwdev->hal; in rtw_debugfs_get_tx_pwr_tbl() local
661 bw = hal->current_band_width; in rtw_debugfs_get_tx_pwr_tbl()
662 ch = hal->current_channel; in rtw_debugfs_get_tx_pwr_tbl()
671 mutex_lock(&hal->tx_power_mutex); in rtw_debugfs_get_tx_pwr_tbl()
674 if (hal->current_band_type == RTW_BAND_5G) in rtw_debugfs_get_tx_pwr_tbl()
692 hal->tx_pwr_tbl[path][rate], in rtw_debugfs_get_tx_pwr_tbl()
693 hal->tx_pwr_tbl[path][rate], in rtw_debugfs_get_tx_pwr_tbl()
704 mutex_unlock(&hal->tx_power_mutex); in rtw_debugfs_get_tx_pwr_tbl()
714 struct rtw_hal *hal = &rtwdev->hal; in rtw_debugfs_get_simple_phy_info() local
[all …]
H A Dfw.c459 struct rtw_hal *hal = &rtwdev->hal; in rtw_fw_send_phydm_info() local
468 if (hal->rf_type == RF_1T1R) in rtw_fw_send_phydm_info()
470 else if (hal->rf_type == RF_2T2R) in rtw_fw_send_phydm_info()
478 PHYDM_INFO_SET_CUT_VER(h2c_pkt, hal->cut_version); in rtw_fw_send_phydm_info()
479 PHYDM_INFO_SET_RX_ANT_STATUS(h2c_pkt, hal->antenna_tx); in rtw_fw_send_phydm_info()
480 PHYDM_INFO_SET_TX_ANT_STATUS(h2c_pkt, hal->antenna_rx); in rtw_fw_send_phydm_info()
2150 rtwdev->hal.rcr &= ~BIT_CBSSID_BCN; in rtw_hw_scan_start()
2151 rtw_write32(rtwdev, REG_RCR, rtwdev->hal.rcr); in rtw_hw_scan_start()
2161 struct rtw_hal *hal = &rtwdev->hal; in rtw_hw_scan_complete() local
2168 rtwdev->hal.rcr |= BIT_CBSSID_BCN; in rtw_hw_scan_complete()
[all …]
H A Dregd.c464 struct rtw_hal *hal = &rtwdev->hal; in rtw_regd_notifier() local
490 rtw_phy_set_tx_power_level(rtwdev, hal->current_channel); in rtw_regd_notifier()
496 struct rtw_hal *hal = &rtwdev->hal; in rtw_regd_get() local
497 u8 band = hal->current_band_type; in rtw_regd_get()
H A Drtw8822c.c1033 for (path = 0; path < rtwdev->hal.rf_path_num; path++) { in rtw8822c_set_power_trim()
1076 for (path = 0; path < rtwdev->hal.rf_path_num; path++) { in rtw8822c_power_trim()
1097 for (path = 0; path < rtwdev->hal.rf_path_num; path++) { in rtw8822c_thermal_trim()
1116 for (path = 0; path < rtwdev->hal.rf_path_num; path++) { in rtw8822c_pa_bias()
1124 for (path = 0; path < rtwdev->hal.rf_path_num; path++) { in rtw8822c_pa_bias()
1183 for (path = 0; path < rtwdev->hal.rf_path_num; path++) { in rtw8822c_rfk_power_save()
1459 for (path = 0; path < rtwdev->hal.rf_path_num; path++) { in rtw8822c_txgapk_write_gain_bb_table()
1621 if (path >= rtwdev->hal.rf_path_num) in rtw8822c_txgapk_rf_restore()
1679 for (path = 0; path < rtwdev->hal.rf_path_num; path++) { in rtw8822c_txgapk_write_tx_gain()
1746 for (path = 0; path < rtwdev->hal.rf_path_num; path++) { in rtw8822c_txgapk_save_all_tx_gain_table()
[all …]
/openbmc/linux/drivers/staging/rtl8723bs/hal/
H A Dsdio_ops.c394 struct hal_com_data *hal; in sdio_read_port() local
399 hal = GET_HAL_DATA(adapter); in sdio_read_port()
401 hal_sdio_get_cmd_addr_8723b(adapter, addr, hal->SdioRxFIFOCnt++, &addr); in sdio_read_port()
858 struct hal_com_data *hal; in sd_int_dpc() local
863 hal = GET_HAL_DATA(adapter); in sd_int_dpc()
867 if (hal->sdio_hisr & SDIO_HISR_AVAL) { in sd_int_dpc()
874 if (hal->sdio_hisr & SDIO_HISR_CPWM1) { in sd_int_dpc()
882 if (hal->sdio_hisr & SDIO_HISR_TXERR) { in sd_int_dpc()
896 if (hal->sdio_hisr & SDIO_HISR_C2HCMD) { in sd_int_dpc()
919 if (hal->sdio_hisr & SDIO_HISR_RX_REQUEST) { in sd_int_dpc()
[all …]
/openbmc/openbmc/poky/meta/recipes-graphics/xorg-driver/
H A Dxf86-input-vmmouse_13.2.0.bb20 # We don't care about hal
21 rm -rf ${D}${datadir}/hal/
22 rm -rf ${D}${libdir}/hal/
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-extended/hplip/
H A Dhplip_3.22.10.bb59 PACKAGE_BEFORE_PN += "${PN}-ppd ${PN}-cups ${PN}-backend ${PN}-filter ${PN}-hal"
82 FILES:${PN}-hal = "${datadir}/hal"

1234