Home
last modified time | relevance | path

Searched refs:h_back_porch (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/video/fbdev/core/
H A Dfbcvt.c49 u32 h_back_porch; member
264 mode->left_margin = cvt->h_back_porch; in fb_cvt_convert_to_mode()
358 cvt.h_back_porch = cvt.hblank/2 + cvt.h_margin; in fb_find_mode_cvt()
359 cvt.h_front_porch = cvt.hblank - cvt.hsync - cvt.h_back_porch + in fb_find_mode_cvt()
/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_encoder_phys_vid.c78 timing->h_back_porch = mode->htotal - mode->hsync_end; in drm_mode_to_intf_timing_params()
98 timing->h_back_porch += timing->h_front_porch; in drm_mode_to_intf_timing_params()
114 timing->h_back_porch = timing->h_back_porch >> 1; in drm_mode_to_intf_timing_params()
124 timing->h_back_porch + timing->h_front_porch + in get_horizontal_total()
H A Ddpu_hw_intf.h23 u32 h_back_porch; member
H A Ddpu_hw_intf.c122 hsync_period = p->hsync_pulse_width + p->h_back_porch + p->width + in dpu_hw_intf_setup_timing_engine()
132 hsync_start_x = p->h_back_porch + p->hsync_pulse_width; in dpu_hw_intf_setup_timing_engine()
176 display_v_start += p->hsync_pulse_width + p->h_back_porch; in dpu_hw_intf_setup_timing_engine()
/openbmc/u-boot/arch/arm/mach-exynos/include/mach/
H A Ddp_info.h29 unsigned int h_back_porch; member
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn31/
H A Ddcn31_hpo_dp_stream_encoder.c197 uint32_t h_back_porch; in dcn31_hpo_dp_stream_enc_set_stream_attribute() local
349 h_back_porch = h_blank - hw_crtc_timing.h_front_porch - in dcn31_hpo_dp_stream_enc_set_stream_attribute()
353 h_active_start = hw_crtc_timing.h_sync_width + h_back_porch; in dcn31_hpo_dp_stream_enc_set_stream_attribute()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_stream_encoder.c279 uint32_t h_back_porch; in dce110_stream_encoder_dp_set_stream_attribute() local
465 h_back_porch = h_blank - hw_crtc_timing.h_front_porch - in dce110_stream_encoder_dp_set_stream_attribute()
469 h_active_start = hw_crtc_timing.h_sync_width + h_back_porch; in dce110_stream_encoder_dp_set_stream_attribute()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_stream_encoder.c257 uint32_t h_back_porch; in enc1_stream_encoder_dp_set_stream_attribute() local
430 h_back_porch = h_blank - hw_crtc_timing.h_front_porch - in enc1_stream_encoder_dp_set_stream_attribute()
434 h_active_start = hw_crtc_timing.h_sync_width + h_back_porch; in enc1_stream_encoder_dp_set_stream_attribute()
/openbmc/u-boot/drivers/video/exynos/
H A Dexynos_dp.c32 disp_info->h_back_porch + disp_info->h_front_porch; in exynos_dp_disp_info()
895 priv->disp_info.h_back_porch = fdtdec_get_int(blob, node, in exynos_dp_ofdata_to_platdata()
H A Dexynos_dp_lowlevel.c1098 writel(H_B_PORCH_CFG_L(priv->disp_info.h_back_porch), in exynos_dp_config_video_bist()
1100 writel(H_B_PORCH_CFG_H(priv->disp_info.h_back_porch), in exynos_dp_config_video_bist()
/openbmc/linux/drivers/gpu/drm/tegra/
H A Dhdmi.c1207 unsigned int h_sync_width, h_front_porch, h_back_porch, i, rekey; in tegra_hdmi_encoder_enable() local
1234 h_back_porch = mode->htotal - mode->hsync_end; in tegra_hdmi_encoder_enable()
1262 pulse_start = 1 + h_sync_width + h_back_porch - 10; in tegra_hdmi_encoder_enable()
1314 value |= HDMI_CTRL_MAX_AC_PACKET((h_sync_width + h_back_porch + in tegra_hdmi_encoder_enable()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_timing_generator.c1119 uint32_t h_back_porch, hsync_offset, h_sync_start; in dce110_timing_generator_validate_timing() local
1158 h_back_porch = h_blank - (h_sync_start - in dce110_timing_generator_validate_timing()
1163 if (h_back_porch < tg110->min_h_back_porch) in dce110_timing_generator_validate_timing()