Home
last modified time | relevance | path

Searched refs:gfxclk_pstate (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_6_ppt.c601 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_6_populate_umd_state_clk()
602 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_6_populate_umd_state_clk()
603 pstate_table->gfxclk_pstate.curr.min = gfx_table->min; in smu_v13_0_6_populate_umd_state_clk()
604 pstate_table->gfxclk_pstate.curr.max = gfx_table->max; in smu_v13_0_6_populate_umd_state_clk()
619 pstate_table->gfxclk_pstate.standard = in smu_v13_0_6_populate_umd_state_clk()
626 pstate_table->gfxclk_pstate.standard = in smu_v13_0_6_populate_umd_state_clk()
627 pstate_table->gfxclk_pstate.min; in smu_v13_0_6_populate_umd_state_clk()
819 min_clk = pstate_table->gfxclk_pstate.curr.min; in smu_v13_0_6_print_clk_levels()
820 max_clk = pstate_table->gfxclk_pstate.curr.max; in smu_v13_0_6_print_clk_levels()
1447 pstate_table->gfxclk_pstate.curr.max = gfx_table->max; in smu_v13_0_6_set_performance_level()
[all …]
H A Daldebaran_ppt.c520 pstate_table->gfxclk_pstate.min = gfx_table->min; in aldebaran_populate_umd_state_clk()
521 pstate_table->gfxclk_pstate.peak = gfx_table->max; in aldebaran_populate_umd_state_clk()
522 pstate_table->gfxclk_pstate.curr.min = gfx_table->min; in aldebaran_populate_umd_state_clk()
523 pstate_table->gfxclk_pstate.curr.max = gfx_table->max; in aldebaran_populate_umd_state_clk()
538 pstate_table->gfxclk_pstate.standard = in aldebaran_populate_umd_state_clk()
545 pstate_table->gfxclk_pstate.standard = in aldebaran_populate_umd_state_clk()
546 pstate_table->gfxclk_pstate.min; in aldebaran_populate_umd_state_clk()
786 min_clk = pstate_table->gfxclk_pstate.curr.min; in aldebaran_print_clk_levels()
787 max_clk = pstate_table->gfxclk_pstate.curr.max; in aldebaran_print_clk_levels()
1280 pstate_table->gfxclk_pstate.curr.max = gfx_table->max; in aldebaran_set_performance_level()
[all …]
H A Dsmu_v13_0.c1752 sclk_min = sclk_max = pstate_table->gfxclk_pstate.standard; in smu_v13_0_set_performance_level()
1760 sclk_min = sclk_max = pstate_table->gfxclk_pstate.min; in smu_v13_0_set_performance_level()
1766 sclk_min = sclk_max = pstate_table->gfxclk_pstate.peak; in smu_v13_0_set_performance_level()
1801 pstate_table->gfxclk_pstate.curr.min = sclk_min; in smu_v13_0_set_performance_level()
1802 pstate_table->gfxclk_pstate.curr.max = sclk_max; in smu_v13_0_set_performance_level()
H A Dsmu_v13_0_7_ppt.c1855 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_7_populate_umd_state_clk()
1858 pstate_table->gfxclk_pstate.peak = driver_clocks.GameClockAc; in smu_v13_0_7_populate_umd_state_clk()
1860 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_7_populate_umd_state_clk()
1879 pstate_table->gfxclk_pstate.standard = driver_clocks.BaseClockAc; in smu_v13_0_7_populate_umd_state_clk()
1881 pstate_table->gfxclk_pstate.standard = gfx_table->max; in smu_v13_0_7_populate_umd_state_clk()
H A Dsmu_v13_0_0_ppt.c1877 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_0_populate_umd_state_clk()
1880 pstate_table->gfxclk_pstate.peak = driver_clocks.GameClockAc; in smu_v13_0_0_populate_umd_state_clk()
1882 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_0_populate_umd_state_clk()
1901 pstate_table->gfxclk_pstate.standard = driver_clocks.BaseClockAc; in smu_v13_0_0_populate_umd_state_clk()
1903 pstate_table->gfxclk_pstate.standard = gfx_table->max; in smu_v13_0_0_populate_umd_state_clk()
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Darcturus_ppt.c542 pstate_table->gfxclk_pstate.min = gfx_table->min; in arcturus_populate_umd_state_clk()
543 pstate_table->gfxclk_pstate.peak = gfx_table->max; in arcturus_populate_umd_state_clk()
554 pstate_table->gfxclk_pstate.standard = in arcturus_populate_umd_state_clk()
561 pstate_table->gfxclk_pstate.standard = in arcturus_populate_umd_state_clk()
562 pstate_table->gfxclk_pstate.min; in arcturus_populate_umd_state_clk()
H A Dsmu_v11_0.c1872 sclk_min = sclk_max = pstate_table->gfxclk_pstate.standard; in smu_v11_0_set_performance_level()
1877 sclk_min = sclk_max = pstate_table->gfxclk_pstate.min; in smu_v11_0_set_performance_level()
1883 sclk_min = sclk_max = pstate_table->gfxclk_pstate.peak; in smu_v11_0_set_performance_level()
H A Dnavi10_ppt.c1729 pstate_table->gfxclk_pstate.min = gfx_table->min; in navi10_populate_umd_state_clk()
1776 pstate_table->gfxclk_pstate.peak = sclk_freq; in navi10_populate_umd_state_clk()
1787 pstate_table->gfxclk_pstate.standard = in navi10_populate_umd_state_clk()
1794 pstate_table->gfxclk_pstate.standard = in navi10_populate_umd_state_clk()
1795 pstate_table->gfxclk_pstate.min; in navi10_populate_umd_state_clk()
H A Dsienna_cichlid_ppt.c1488 pstate_table->gfxclk_pstate.min = gfx_table->min; in sienna_cichlid_populate_umd_state_clk()
1489 pstate_table->gfxclk_pstate.peak = gfx_table->max; in sienna_cichlid_populate_umd_state_clk()
1500 pstate_table->gfxclk_pstate.standard = SIENNA_CICHLID_UMD_PSTATE_PROFILING_GFXCLK; in sienna_cichlid_populate_umd_state_clk()
1505 pstate_table->gfxclk_pstate.standard = DIMGREY_CAVEFISH_UMD_PSTATE_PROFILING_GFXCLK; in sienna_cichlid_populate_umd_state_clk()
1510 pstate_table->gfxclk_pstate.standard = BEIGE_GOBY_UMD_PSTATE_PROFILING_GFXCLK; in sienna_cichlid_populate_umd_state_clk()
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/inc/
H A Damdgpu_smu.h443 struct pstates_clk_freq gfxclk_pstate; member
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/
H A Damdgpu_smu.c2564 *((uint32_t *)data) = pstate_table->gfxclk_pstate.standard * 100; in smu_read_sensor()
2572 *((uint32_t *)data) = pstate_table->gfxclk_pstate.peak * 100; in smu_read_sensor()