Home
last modified time | relevance | path

Searched refs:gfx_table (Results 1 – 19 of 19) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_6_ppt.c513 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_6_set_default_dpm_table()
593 struct smu_13_0_dpm_table *gfx_table = in smu_v13_0_6_populate_umd_state_clk() local
594 &dpm_context->dpm_tables.gfx_table; in smu_v13_0_6_populate_umd_state_clk()
601 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_6_populate_umd_state_clk()
602 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_6_populate_umd_state_clk()
603 pstate_table->gfxclk_pstate.curr.min = gfx_table->min; in smu_v13_0_6_populate_umd_state_clk()
604 pstate_table->gfxclk_pstate.curr.max = gfx_table->max; in smu_v13_0_6_populate_umd_state_clk()
616 if (gfx_table->count > SMU_13_0_6_UMD_PSTATE_GFXCLK_LEVEL && in smu_v13_0_6_populate_umd_state_clk()
620 gfx_table->dpm_levels[SMU_13_0_6_UMD_PSTATE_GFXCLK_LEVEL].value; in smu_v13_0_6_populate_umd_state_clk()
1015 freq = dpm_context->dpm_tables.gfx_table.dpm_levels[level].value; in smu_v13_0_6_upload_dpm_level()
[all …]
H A Daldebaran_ppt.c333 dpm_table = &dpm_context->dpm_tables.gfx_table; in aldebaran_set_default_dpm_table()
511 struct smu_13_0_dpm_table *gfx_table = in aldebaran_populate_umd_state_clk() local
512 &dpm_context->dpm_tables.gfx_table; in aldebaran_populate_umd_state_clk()
520 pstate_table->gfxclk_pstate.min = gfx_table->min; in aldebaran_populate_umd_state_clk()
521 pstate_table->gfxclk_pstate.peak = gfx_table->max; in aldebaran_populate_umd_state_clk()
522 pstate_table->gfxclk_pstate.curr.min = gfx_table->min; in aldebaran_populate_umd_state_clk()
523 pstate_table->gfxclk_pstate.curr.max = gfx_table->max; in aldebaran_populate_umd_state_clk()
535 if (gfx_table->count > ALDEBARAN_UMD_PSTATE_GFXCLK_LEVEL && in aldebaran_populate_umd_state_clk()
539 gfx_table->dpm_levels[ALDEBARAN_UMD_PSTATE_GFXCLK_LEVEL].value; in aldebaran_populate_umd_state_clk()
777 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in aldebaran_print_clk_levels()
[all …]
H A Daldebaran_ppt.h61 struct aldebaran_single_dpm_table gfx_table; member
H A Dsmu_v13_0_7_ppt.c595 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_set_default_dpm_table()
881 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_get_dpm_ultimate_freq()
1161 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_7_print_clk_levels()
1579 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_7_force_clk_levels()
1836 struct smu_13_0_dpm_table *gfx_table = in smu_v13_0_7_populate_umd_state_clk() local
1837 &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_populate_umd_state_clk()
1855 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_7_populate_umd_state_clk()
1857 (driver_clocks.GameClockAc < gfx_table->max)) in smu_v13_0_7_populate_umd_state_clk()
1860 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_7_populate_umd_state_clk()
1878 driver_clocks.BaseClockAc < gfx_table->max) in smu_v13_0_7_populate_umd_state_clk()
[all …]
H A Dsmu_v13_0_0_ppt.c596 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_0_set_default_dpm_table()
900 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_0_get_dpm_ultimate_freq()
1180 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_0_print_clk_levels()
1598 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_0_force_clk_levels()
1858 struct smu_13_0_dpm_table *gfx_table = in smu_v13_0_0_populate_umd_state_clk() local
1859 &dpm_context->dpm_tables.gfx_table; in smu_v13_0_0_populate_umd_state_clk()
1877 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_0_populate_umd_state_clk()
1879 (driver_clocks.GameClockAc < gfx_table->max)) in smu_v13_0_0_populate_umd_state_clk()
1882 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_0_populate_umd_state_clk()
1900 driver_clocks.BaseClockAc < gfx_table->max) in smu_v13_0_0_populate_umd_state_clk()
[all …]
H A Dsmu_v13_0.c1697 struct smu_13_0_dpm_table *gfx_table = in smu_v13_0_set_performance_level() local
1698 &dpm_context->dpm_tables.gfx_table; in smu_v13_0_set_performance_level()
1722 sclk_min = sclk_max = gfx_table->max; in smu_v13_0_set_performance_level()
1730 sclk_min = sclk_max = gfx_table->min; in smu_v13_0_set_performance_level()
1738 sclk_min = gfx_table->min; in smu_v13_0_set_performance_level()
1739 sclk_max = gfx_table->max; in smu_v13_0_set_performance_level()
/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega20_hwmgr.c600 dpm_table = &(data->dpm_table.gfx_table); in vega20_setup_gfxclk_dpm_table()
666 dpm_table = &(data->dpm_table.gfx_table); in vega20_setup_default_dpm_tables()
1481 &(data->dpm_table.gfx_table); in vega20_get_sclk_od()
1483 &(data->golden_dpm_table.gfx_table); in vega20_get_sclk_od()
1500 &(data->golden_dpm_table.gfx_table); in vega20_set_sclk_od()
1571 struct vega20_single_dpm_table *gfx_table = &(data->dpm_table.gfx_table); in vega20_populate_umdpstate_clocks() local
1574 if (gfx_table->count > VEGA20_UMD_PSTATE_GFXCLK_LEVEL && in vega20_populate_umdpstate_clocks()
1576 hwmgr->pstate_sclk = gfx_table->dpm_levels[VEGA20_UMD_PSTATE_GFXCLK_LEVEL].value; in vega20_populate_umdpstate_clocks()
1579 hwmgr->pstate_sclk = gfx_table->dpm_levels[0].value; in vega20_populate_umdpstate_clocks()
1583 hwmgr->pstate_sclk_peak = gfx_table->dpm_levels[gfx_table->count - 1].value; in vega20_populate_umdpstate_clocks()
[all …]
H A Dvega12_hwmgr.c667 dpm_table = &(data->dpm_table.gfx_table); in vega12_setup_default_dpm_tables()
788 struct vega12_single_dpm_table *dpm_table = &(data->dpm_table.gfx_table);
1041 struct vega12_single_dpm_table *gfx_dpm_table = &(data->dpm_table.gfx_table); in vega12_populate_umdpstate_clocks()
1166 min_freq = data->dpm_table.gfx_table.dpm_state.soft_min_level; in vega12_upload_dpm_min_level()
1257 max_freq = data->dpm_table.gfx_table.dpm_state.soft_max_level; in vega12_upload_dpm_max_level()
1661 soft_level = vega12_find_highest_dpm_level(&(data->dpm_table.gfx_table)); in vega12_force_dpm_highest()
1663 data->dpm_table.gfx_table.dpm_state.soft_min_level = in vega12_force_dpm_highest()
1664 data->dpm_table.gfx_table.dpm_state.soft_max_level = in vega12_force_dpm_highest()
1665 data->dpm_table.gfx_table.dpm_levels[soft_level].value; in vega12_force_dpm_highest()
1690 soft_level = vega12_find_lowest_dpm_level(&(data->dpm_table.gfx_table)); in vega12_force_dpm_lowest()
[all …]
H A Dvega10_hwmgr.c1361 dpm_table = &(data->dpm_table.gfx_table); in vega10_setup_default_dpm_tables()
1733 struct vega10_single_dpm_table *dpm_table = &(data->dpm_table.gfx_table); in vega10_populate_all_graphic_levels()
3439 struct vega10_single_dpm_table *sclk_table = &(data->dpm_table.gfx_table); in vega10_find_dpm_states_clocks_in_dpm_table()
3495 for (count = 0; count < dpm_table->gfx_table.count; count++) in vega10_populate_and_upload_sclk_mclk_dpm_levels()
3496 dpm_table->gfx_table.dpm_levels[count].value = odn_clk_table->entries[count].clk; in vega10_populate_and_upload_sclk_mclk_dpm_levels()
3579 &(data->dpm_table.gfx_table), in vega10_trim_dpm_states()
3649 data->dpm_table.gfx_table.dpm_state.soft_min_level) { in vega10_upload_dpm_bootup_level()
3655 data->dpm_table.gfx_table.dpm_state.soft_min_level = in vega10_upload_dpm_bootup_level()
3707 data->dpm_table.gfx_table.dpm_state.soft_max_level) { in vega10_upload_dpm_max_level()
3712 data->dpm_table.gfx_table.dpm_state.soft_max_level = in vega10_upload_dpm_max_level()
[all …]
H A Dvega12_hwmgr.h126 struct vega12_single_dpm_table gfx_table; member
H A Dvega10_hwmgr.h148 struct vega10_single_dpm_table gfx_table; member
H A Dvega20_hwmgr.h179 struct vega20_single_dpm_table gfx_table; member
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Darcturus_ppt.h61 struct arcturus_single_dpm_table gfx_table; member
H A Darcturus_ppt.c353 dpm_table = &dpm_context->dpm_tables.gfx_table; in arcturus_set_default_dpm_table()
533 struct smu_11_0_dpm_table *gfx_table = in arcturus_populate_umd_state_clk() local
534 &dpm_context->dpm_tables.gfx_table; in arcturus_populate_umd_state_clk()
542 pstate_table->gfxclk_pstate.min = gfx_table->min; in arcturus_populate_umd_state_clk()
543 pstate_table->gfxclk_pstate.peak = gfx_table->max; in arcturus_populate_umd_state_clk()
551 if (gfx_table->count > ARCTURUS_UMD_PSTATE_GFXCLK_LEVEL && in arcturus_populate_umd_state_clk()
555 gfx_table->dpm_levels[ARCTURUS_UMD_PSTATE_GFXCLK_LEVEL].value; in arcturus_populate_umd_state_clk()
788 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in arcturus_print_clk_levels()
959 freq = dpm_context->dpm_tables.gfx_table.dpm_levels[level].value; in arcturus_upload_dpm_level()
1029 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in arcturus_force_clk_levels()
H A Dsmu_v11_0.c1838 struct smu_11_0_dpm_table *gfx_table = in smu_v11_0_set_performance_level() local
1839 &dpm_context->dpm_tables.gfx_table; in smu_v11_0_set_performance_level()
1854 sclk_min = sclk_max = gfx_table->max; in smu_v11_0_set_performance_level()
1859 sclk_min = sclk_max = gfx_table->min; in smu_v11_0_set_performance_level()
1864 sclk_min = gfx_table->min; in smu_v11_0_set_performance_level()
1865 sclk_max = gfx_table->max; in smu_v11_0_set_performance_level()
H A Dnavi10_ppt.c995 dpm_table = &dpm_context->dpm_tables.gfx_table; in navi10_set_default_dpm_table()
1718 struct smu_11_0_dpm_table *gfx_table = in navi10_populate_umd_state_clk() local
1719 &dpm_context->dpm_tables.gfx_table; in navi10_populate_umd_state_clk()
1729 pstate_table->gfxclk_pstate.min = gfx_table->min; in navi10_populate_umd_state_clk()
1773 sclk_freq = gfx_table->dpm_levels[gfx_table->count - 1].value; in navi10_populate_umd_state_clk()
1784 if (gfx_table->max > NAVI10_UMD_PSTATE_PROFILING_GFXCLK && in navi10_populate_umd_state_clk()
H A Dsienna_cichlid_ppt.c962 dpm_table = &dpm_context->dpm_tables.gfx_table; in sienna_cichlid_set_default_dpm_table()
1478 struct smu_11_0_dpm_table *gfx_table = in sienna_cichlid_populate_umd_state_clk() local
1479 &dpm_context->dpm_tables.gfx_table; in sienna_cichlid_populate_umd_state_clk()
1488 pstate_table->gfxclk_pstate.min = gfx_table->min; in sienna_cichlid_populate_umd_state_clk()
1489 pstate_table->gfxclk_pstate.peak = gfx_table->max; in sienna_cichlid_populate_umd_state_clk()
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/inc/
H A Dsmu_v13_0.h93 struct smu_13_0_dpm_table gfx_table; member
H A Dsmu_v11_0.h103 struct smu_11_0_dpm_table gfx_table; member