/openbmc/linux/drivers/gpu/drm/amd/amdkfd/ |
H A D | kfd_packet_manager_v9.c | 48 packet->bitfields14.gds_size = qpd->gds_size & 0x3F; in pm_map_process_v9() 49 packet->bitfields14.gds_size_hi = (qpd->gds_size >> 6) & 0xF; in pm_map_process_v9() 103 packet->bitfields14.gds_size = qpd->gds_size & 0x3F; in pm_map_process_aldebaran() 104 packet->bitfields14.gds_size_hi = (qpd->gds_size >> 6) & 0xF; in pm_map_process_aldebaran()
|
H A D | kfd_pm4_headers.h | 88 uint32_t gds_size:6; member 141 uint32_t gds_size:6; member
|
H A D | kfd_pm4_headers_aldebaran.h | 78 uint32_t gds_size:6; member
|
H A D | kfd_packet_manager_vi.c | 57 packet->bitfields10.gds_size = qpd->gds_size; in pm_map_process_vi()
|
H A D | kfd_pm4_headers_vi.h | 191 uint32_t gds_size:6; member
|
H A D | kfd_pm4_headers_ai.h | 187 uint32_t gds_size:6; member
|
H A D | kfd_priv.h | 673 uint32_t gds_size; member
|
/openbmc/linux/drivers/gpu/drm/amd/include/ |
H A D | mes_api_def.h | 197 uint32_t gds_size; member 250 uint32_t gds_size; member 462 uint32_t gds_size; member 490 uint32_t gds_size; member
|
H A D | mes_v11_api_def.h | 204 uint32_t gds_size; member 260 uint32_t gds_size; member 482 uint32_t gds_size; member 511 uint32_t gds_size; member
|
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/ |
H A D | amdgpu_ids.c | 173 id->gds_size != job->gds_size || in amdgpu_vmid_gds_switch_needed() 447 id->gds_size = job->gds_size; in amdgpu_vmid_grab() 530 id->gds_size = 0; in amdgpu_vmid_reset()
|
H A D | amdgpu_gds.h | 31 uint32_t gds_size; member
|
H A D | amdgpu_ids.h | 55 uint32_t gds_size; member
|
H A D | amdgpu_job.h | 61 uint32_t gds_base, gds_size; member
|
H A D | amdgpu_job.c | 148 job->gds_size = amdgpu_bo_size(gds) >> PAGE_SHIFT; in amdgpu_job_set_resources()
|
H A D | mes_v11_0.c | 211 mes_add_queue_pkt.gds_size = input->queue_size; in mes_v11_0_add_hw_queue() 374 mes_set_hw_res_pkt.gds_size = adev->gds.gds_size; in mes_v11_0_set_hw_resources()
|
H A D | gfx_v9_0.c | 4036 uint32_t gds_base, uint32_t gds_size, in gfx_v9_0_ring_emit_gds_switch() argument 4050 gds_size); in gfx_v9_0_ring_emit_gds_switch() 4316 WREG32_SOC15(GC, 0, mmGDS_VMID0_SIZE, adev->gds.gds_size); in gfx_v9_0_do_edc_gds_workarounds() 4328 adev->gds.gds_size); in gfx_v9_0_do_edc_gds_workarounds() 4556 (adev->gds.gds_size)) { in gfx_v9_0_ecc_late_init() 5165 job->gds_size > 0 && job->gds_base != 0); in gfx_v9_0_ring_emit_ib_gfx() 5546 AMDGPU_CSA_SIZE - adev->gds.gds_size, in gfx_v9_0_ring_emit_de_meta() 7125 adev->gds.gds_size = 0x10000; in gfx_v9_0_set_gds_init() 7130 adev->gds.gds_size = 0x1000; in gfx_v9_0_set_gds_init() 7136 adev->gds.gds_size = 0; in gfx_v9_0_set_gds_init() [all …]
|
H A D | mes_v10_1.c | 283 mes_set_hw_res_pkt.gds_size = adev->gds.gds_size; in mes_v10_1_set_hw_resources()
|
H A D | amdgpu_ring.h | 197 uint32_t gds_base, uint32_t gds_size,
|
H A D | amdgpu_kms.c | 666 gds_info.compute_partition_size = adev->gds.gds_size; in amdgpu_info_ioctl() 667 gds_info.gds_total_size = adev->gds.gds_size; in amdgpu_info_ioctl()
|
H A D | gfx_v9_4_3.c | 2145 uint32_t gds_base, uint32_t gds_size, in gfx_v9_4_3_ring_emit_gds_switch() argument 2159 gds_size); in gfx_v9_4_3_ring_emit_gds_switch() 4239 adev->gds.gds_size = 0; in gfx_v9_4_3_set_gds_init() 4242 adev->gds.gds_size = 0x10000; in gfx_v9_4_3_set_gds_init()
|
H A D | gfx_v7_0.c | 4038 uint32_t gds_base, uint32_t gds_size, in gfx_v7_0_ring_emit_gds_switch() argument 4056 amdgpu_ring_write(ring, gds_size); in gfx_v7_0_ring_emit_gds_switch() 5087 adev->gds.gds_size = RREG32(mmGDS_VMID0_SIZE); in gfx_v7_0_set_gds_init()
|
H A D | gfx_v11_0.c | 4615 uint32_t gds_base, uint32_t gds_size, in gfx_v11_0_ring_emit_gds_switch() argument 4629 gds_size); in gfx_v11_0_ring_emit_gds_switch() 5605 AMDGPU_CSA_SIZE - adev->gds.gds_size, in gfx_v11_0_ring_emit_de_meta() 6268 adev->gds.gds_size = 0x1000; in gfx_v11_0_set_gds_init()
|
H A D | amdgpu_ttm.c | 1982 r = amdgpu_ttm_init_on_chip(adev, AMDGPU_PL_GDS, adev->gds.gds_size); in amdgpu_ttm_init()
|
H A D | amdgpu_vm.c | 660 job->gds_size, job->gws_base, in amdgpu_vm_flush()
|
H A D | gfx_v8_0.c | 5156 uint32_t gds_base, uint32_t gds_size, in gfx_v8_0_ring_emit_gds_switch() argument 5174 amdgpu_ring_write(ring, gds_size); in gfx_v8_0_ring_emit_gds_switch() 7064 adev->gds.gds_size = RREG32(mmGDS_VMID0_SIZE); in gfx_v8_0_set_gds_init()
|