Home
last modified time | relevance | path

Searched refs:gds (Results 1 – 17 of 17) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_job.c143 void amdgpu_job_set_resources(struct amdgpu_job *job, struct amdgpu_bo *gds, in amdgpu_job_set_resources() argument
146 if (gds) { in amdgpu_job_set_resources()
147 job->gds_base = amdgpu_bo_gpu_offset(gds) >> PAGE_SHIFT; in amdgpu_job_set_resources()
148 job->gds_size = amdgpu_bo_size(gds) >> PAGE_SHIFT; in amdgpu_job_set_resources()
H A Damdgpu_job.h95 void amdgpu_job_set_resources(struct amdgpu_job *job, struct amdgpu_bo *gds,
H A Dgfx_v9_0.c4316 WREG32_SOC15(GC, 0, mmGDS_VMID0_SIZE, adev->gds.gds_size); in gfx_v9_0_do_edc_gds_workarounds()
4328 adev->gds.gds_size); in gfx_v9_0_do_edc_gds_workarounds()
4556 (adev->gds.gds_size)) { in gfx_v9_0_ecc_late_init()
5277 amdgpu_ring_write(ring, ring->adev->gds.gds_compute_max_wave_id); in gfx_v9_0_ring_emit_ib_compute()
5546 AMDGPU_CSA_SIZE - adev->gds.gds_size, in gfx_v9_0_ring_emit_de_meta()
7125 adev->gds.gds_size = 0x10000; in gfx_v9_0_set_gds_init()
7130 adev->gds.gds_size = 0x1000; in gfx_v9_0_set_gds_init()
7136 adev->gds.gds_size = 0; in gfx_v9_0_set_gds_init()
7139 adev->gds.gds_size = 0x10000; in gfx_v9_0_set_gds_init()
7146 adev->gds.gds_compute_max_wave_id = 0x7ff; in gfx_v9_0_set_gds_init()
[all …]
H A Damdgpu_kms.c666 gds_info.compute_partition_size = adev->gds.gds_size; in amdgpu_info_ioctl()
667 gds_info.gds_total_size = adev->gds.gds_size; in amdgpu_info_ioctl()
668 gds_info.gws_per_compute_partition = adev->gds.gws_size; in amdgpu_info_ioctl()
669 gds_info.oa_per_compute_partition = adev->gds.oa_size; in amdgpu_info_ioctl()
H A Dgfx_v9_4_3.c2528 amdgpu_ring_write(ring, ring->adev->gds.gds_compute_max_wave_id); in gfx_v9_4_3_ring_emit_ib_compute()
4239 adev->gds.gds_size = 0; in gfx_v9_4_3_set_gds_init()
4242 adev->gds.gds_size = 0x10000; in gfx_v9_4_3_set_gds_init()
4249 adev->gds.gds_compute_max_wave_id = 0; in gfx_v9_4_3_set_gds_init()
4253 adev->gds.gds_compute_max_wave_id = 0x7ff; in gfx_v9_4_3_set_gds_init()
4257 adev->gds.gws_size = 64; in gfx_v9_4_3_set_gds_init()
4258 adev->gds.oa_size = 16; in gfx_v9_4_3_set_gds_init()
H A Damdgpu_ttm.c1982 r = amdgpu_ttm_init_on_chip(adev, AMDGPU_PL_GDS, adev->gds.gds_size); in amdgpu_ttm_init()
1988 r = amdgpu_ttm_init_on_chip(adev, AMDGPU_PL_GWS, adev->gds.gws_size); in amdgpu_ttm_init()
1994 r = amdgpu_ttm_init_on_chip(adev, AMDGPU_PL_OA, adev->gds.oa_size); in amdgpu_ttm_init()
H A Dgfx_v7_0.c2247 amdgpu_ring_write(ring, ring->adev->gds.gds_compute_max_wave_id); in gfx_v7_0_ring_emit_ib_compute()
5087 adev->gds.gds_size = RREG32(mmGDS_VMID0_SIZE); in gfx_v7_0_set_gds_init()
5088 adev->gds.gws_size = 64; in gfx_v7_0_set_gds_init()
5089 adev->gds.oa_size = 16; in gfx_v7_0_set_gds_init()
5090 adev->gds.gds_compute_max_wave_id = RREG32(mmGDS_COMPUTE_MAX_WAVE_ID); in gfx_v7_0_set_gds_init()
H A Dgfx_v11_0.c5344 amdgpu_ring_write(ring, ring->adev->gds.gds_compute_max_wave_id); in gfx_v11_0_ring_emit_ib_compute()
5605 AMDGPU_CSA_SIZE - adev->gds.gds_size, in gfx_v11_0_ring_emit_de_meta()
6268 adev->gds.gds_size = 0x1000; in gfx_v11_0_set_gds_init()
6269 adev->gds.gds_compute_max_wave_id = total_cu * 32 - 1; in gfx_v11_0_set_gds_init()
6270 adev->gds.gws_size = 64; in gfx_v11_0_set_gds_init()
6271 adev->gds.oa_size = 16; in gfx_v11_0_set_gds_init()
H A Dmes_v10_1.c283 mes_set_hw_res_pkt.gds_size = adev->gds.gds_size; in mes_v10_1_set_hw_resources()
H A Dgfx_v8_0.c6138 amdgpu_ring_write(ring, ring->adev->gds.gds_compute_max_wave_id); in gfx_v8_0_ring_emit_ib_compute()
7064 adev->gds.gds_size = RREG32(mmGDS_VMID0_SIZE); in gfx_v8_0_set_gds_init()
7065 adev->gds.gws_size = 64; in gfx_v8_0_set_gds_init()
7066 adev->gds.oa_size = 16; in gfx_v8_0_set_gds_init()
7067 adev->gds.gds_compute_max_wave_id = RREG32(mmGDS_COMPUTE_MAX_WAVE_ID); in gfx_v8_0_set_gds_init()
H A Dmes_v11_0.c374 mes_set_hw_res_pkt.gds_size = adev->gds.gds_size; in mes_v11_0_set_hw_resources()
H A Damdgpu.h956 struct amdgpu_gds gds; member
H A Dgfx_v10_0.c8349 amdgpu_ring_write(ring, ring->adev->gds.gds_compute_max_wave_id); in gfx_v10_0_ring_emit_ib_compute()
8644 AMDGPU_CSA_SIZE - adev->gds.gds_size, in gfx_v10_0_ring_emit_de_meta()
9339 adev->gds.gds_size = 0x10000; in gfx_v10_0_set_gds_init()
9340 adev->gds.gds_compute_max_wave_id = total_cu * 32 - 1; in gfx_v10_0_set_gds_init()
9341 adev->gds.gws_size = 64; in gfx_v10_0_set_gds_init()
9342 adev->gds.oa_size = 16; in gfx_v10_0_set_gds_init()
/openbmc/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_device.c509 node->adev->gds.gws_size, &node->gws); in kfd_gws_init()
537 node->adev->gds.gws_size); in kfd_init_node()
H A Dkfd_process_queue_manager.c156 pdd->qpd.num_gws = gws ? dev->adev->gds.gws_size : 0; in pqm_set_gws()
H A Dkfd_topology.c2008 dev->gpu->adev->gds.gws_size : 0; in kfd_topology_add_device()
/openbmc/linux/drivers/base/
H A Dcpu.c567 CPU_SHOW_VULN_FALLBACK(gds);