Home
last modified time | relevance | path

Searched refs:fracdiv (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/drivers/clk/
H A Dclk-plldig.c191 unsigned int mfd, fracdiv = 0; in plldig_init() local
203 fracdiv = lltmp; in plldig_init()
213 if (fracdiv) { in plldig_init()
214 val = FIELD_PREP(PLLDIG_FRAC_MASK, fracdiv); in plldig_init()
/openbmc/u-boot/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c92 unsigned int fracdiv; member
267 writel(sig_val, &adpll->fracdiv); in pll_config()
/openbmc/linux/drivers/phy/rockchip/
H A Dphy-rockchip-inno-hdmi.c263 u32 fracdiv; member
761 if (cfg->pixclock == rate && !cfg->fracdiv) in inno_hdmi_phy_rk3228_clk_round_rate()
956 if (!cfg->fracdiv) in inno_hdmi_phy_rk3328_clk_set_rate()
967 inno_write(inno, 0xd3, RK3328_PRE_PLL_FRAC_DIV_7_0(cfg->fracdiv)); in inno_hdmi_phy_rk3328_clk_set_rate()
968 inno_write(inno, 0xd2, RK3328_PRE_PLL_FRAC_DIV_15_8(cfg->fracdiv)); in inno_hdmi_phy_rk3328_clk_set_rate()
969 inno_write(inno, 0xd1, RK3328_PRE_PLL_FRAC_DIV_23_16(cfg->fracdiv)); in inno_hdmi_phy_rk3328_clk_set_rate()