Home
last modified time | relevance | path

Searched refs:fpu_f64 (Results 1 – 3 of 3) sorted by relevance

/openbmc/qemu/target/mips/tcg/
H A Dtranslate.h191 extern TCGv_i64 fpu_f64[32];
H A Dtranslate.c1180 TCGv_i64 fpu_f64[32]; variable
1352 tcg_gen_extrl_i64_i32(t, fpu_f64[reg]); in gen_load_fpr32()
1363 tcg_gen_deposit_i64(fpu_f64[reg], fpu_f64[reg], t64, 0, 32); in gen_store_fpr32()
1369 tcg_gen_extrh_i64_i32(t, fpu_f64[reg]); in gen_load_fpr32h()
1380 tcg_gen_deposit_i64(fpu_f64[reg], fpu_f64[reg], t64, 32, 32); in gen_store_fpr32h()
1389 tcg_gen_mov_i64(t, fpu_f64[reg]); in gen_load_fpr64()
1391 tcg_gen_concat32_i64(t, fpu_f64[reg & ~1], fpu_f64[reg | 1]); in gen_load_fpr64()
1398 tcg_gen_mov_i64(fpu_f64[reg], t); in gen_store_fpr64()
1401 tcg_gen_deposit_i64(fpu_f64[reg & ~1], fpu_f64[reg & ~1], t, 0, 32); in gen_store_fpr64()
1404 tcg_gen_deposit_i64(fpu_f64[reg | 1], fpu_f64[reg | 1], t0, 0, 32); in gen_store_fpr64()
[all …]
H A Dmsa_translate.c139 msa_wr_d[i * 2] = fpu_f64[i]; in msa_translate_init()