Home
last modified time | relevance | path

Searched refs:enable_reset_trigger (Results 1 – 16 of 16) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn301/
H A Ddcn301_optc.c134 .enable_reset_trigger = optc1_enable_reset_trigger,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn201/
H A Ddcn201_optc.c160 .enable_reset_trigger = optc1_enable_reset_trigger,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce80/
H A Ddce80_timing_generator.c207 .enable_reset_trigger = dce110_timing_generator_enable_reset_trigger,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce60/
H A Ddce60_timing_generator.c226 .enable_reset_trigger = dce110_timing_generator_enable_reset_trigger,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn314/
H A Ddcn314_optc.c220 .enable_reset_trigger = optc1_enable_reset_trigger,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn31/
H A Ddcn31_optc.c258 .enable_reset_trigger = optc1_enable_reset_trigger,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_optc.c294 .enable_reset_trigger = optc1_enable_reset_trigger,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dtiming_generator.h229 void (*enable_reset_trigger)(struct timing_generator *tg, member
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_optc.c342 .enable_reset_trigger = optc1_enable_reset_trigger,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_optc.c535 .enable_reset_trigger = optc1_enable_reset_trigger,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_timing_generator_v.c680 .enable_reset_trigger = dce110_timing_generator_v_enable_reset_trigger,
H A Ddce110_timing_generator.c2225 .enable_reset_trigger = dce110_timing_generator_enable_reset_trigger,
H A Ddce110_hw_sequencer.c2525 grouped_pipes[i]->stream_res.tg->funcs->enable_reset_trigger( in dce110_enable_timing_synchronization()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce120/
H A Ddce120_timing_generator.c1188 .enable_reset_trigger = dce120_timing_generator_enable_reset_trigger,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_optc.c1561 .enable_reset_trigger = optc1_enable_reset_trigger,
H A Ddcn10_hw_sequencer.c2303 grouped_pipes[i]->stream_res.tg->funcs->enable_reset_trigger( in dcn10_enable_timing_synchronization()