Home
last modified time | relevance | path

Searched refs:dspp (Results 1 – 25 of 28) sorted by relevance

12

/openbmc/linux/drivers/gpu/drm/msm/disp/mdp5/
H A Dmdp5_cfg.c66 { .id = 0, .pp = 0, .dspp = 0,
68 { .id = 1, .pp = 1, .dspp = 1,
70 { .id = 2, .pp = 2, .dspp = 2,
72 { .id = 3, .pp = -1, .dspp = -1,
74 { .id = 4, .pp = -1, .dspp = -1,
81 .dspp = {
155 { .id = 0, .pp = 0, .dspp = 0,
157 { .id = 1, .pp = -1, .dspp = -1,
164 .dspp = {
230 { .id = 0, .pp = 0, .dspp = 0,
[all …]
H A Dmdp5_cfg.h37 int dspp; member
96 struct mdp5_sub_block dspp; member
H A Dmdp5_mixer.c164 mixer->dspp = lm->dspp; in mdp5_mixer_init()
H A Dmdp5_mixer.h18 int dspp; member
/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_ctl.c127 int dspp; in dpu_hw_ctl_trigger_flush_v1() local
140 for (dspp = DSPP_0; dspp < DSPP_MAX; dspp++) { in dpu_hw_ctl_trigger_flush_v1()
141 if (ctx->pending_dspp_flush_mask[dspp - DSPP_0]) in dpu_hw_ctl_trigger_flush_v1()
143 CTL_DSPP_n_FLUSH(dspp - DSPP_0), in dpu_hw_ctl_trigger_flush_v1()
144 ctx->pending_dspp_flush_mask[dspp - DSPP_0]); in dpu_hw_ctl_trigger_flush_v1()
311 enum dpu_dspp dspp, u32 dspp_sub_blk) in dpu_hw_ctl_update_pending_flush_dspp() argument
313 switch (dspp) { in dpu_hw_ctl_update_pending_flush_dspp()
332 struct dpu_hw_ctl *ctx, enum dpu_dspp dspp, u32 dspp_sub_blk) in dpu_hw_ctl_update_pending_flush_dspp_sub_blocks() argument
334 if (dspp >= DSPP_MAX) in dpu_hw_ctl_update_pending_flush_dspp_sub_blocks()
339 ctx->pending_dspp_flush_mask[dspp - DSPP_0] |= BIT(4); in dpu_hw_ctl_update_pending_flush_dspp_sub_blocks()
H A Ddpu_rm.c202 const struct dpu_dspp_cfg *dspp = &cat->dspp[i]; in dpu_rm_init() local
204 hw = dpu_hw_dspp_init(dspp, mmio); in dpu_rm_init()
210 rm->dspp_blks[dspp->id - DSPP_0] = &hw->base; in dpu_rm_init()
321 idx = lm_cfg->dspp - DSPP_0; in _dpu_rm_check_lm_and_get_connected_blks()
323 DPU_ERROR("failed to get dspp on lm %d\n", lm_cfg->dspp); in _dpu_rm_check_lm_and_get_connected_blks()
329 lm_cfg->dspp); in _dpu_rm_check_lm_and_get_connected_blks()
H A Ddpu_hw_dspp.c94 void dpu_hw_dspp_destroy(struct dpu_hw_dspp *dspp) in dpu_hw_dspp_destroy() argument
96 kfree(dspp); in dpu_hw_dspp_destroy()
H A Ddpu_kms.c907 base = dpu_kms->mmio + cat->dspp[i].base; in dpu_kms_mdp_snapshot()
908 msm_disp_snapshot_add_block(disp_state, cat->dspp[i].len, base, cat->dspp[i].name); in dpu_kms_mdp_snapshot()
910 if (cat->dspp[i].sblk && cat->dspp[i].sblk->pcc.len > 0) in dpu_kms_mdp_snapshot()
911 msm_disp_snapshot_add_block(disp_state, cat->dspp[i].sblk->pcc.len, in dpu_kms_mdp_snapshot()
912 base + cat->dspp[i].sblk->pcc.base, "%s_%s", in dpu_kms_mdp_snapshot()
913 cat->dspp[i].name, in dpu_kms_mdp_snapshot()
914 cat->dspp[i].sblk->pcc.name); in dpu_kms_mdp_snapshot()
H A Ddpu_hw_dspp.h95 void dpu_hw_dspp_destroy(struct dpu_hw_dspp *dspp);
H A Ddpu_crtc.c782 struct dpu_hw_dspp *dspp; in _dpu_crtc_setup_cp_blocks() local
791 dspp = mixer[i].hw_dspp; in _dpu_crtc_setup_cp_blocks()
793 if (!dspp || !dspp->ops.setup_pcc) in _dpu_crtc_setup_cp_blocks()
797 dspp->ops.setup_pcc(dspp, NULL); in _dpu_crtc_setup_cp_blocks()
800 dspp->ops.setup_pcc(dspp, &cfg); in _dpu_crtc_setup_cp_blocks()
/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/catalog/
H A Ddpu_4_0_sdm845.h142 .dspp = DSPP_0,
150 .dspp = DSPP_1,
158 .dspp = DSPP_2,
166 .dspp = DSPP_3,
334 .dspp = sdm845_dspp,
H A Ddpu_6_0_sm8250.h150 .dspp = DSPP_0,
158 .dspp = DSPP_1,
166 .dspp = DSPP_2,
174 .dspp = DSPP_3,
405 .dspp = sm8250_dspp,
H A Ddpu_7_0_sm8350.h150 .dspp = DSPP_0,
158 .dspp = DSPP_1,
166 .dspp = DSPP_2,
174 .dspp = DSPP_3,
415 .dspp = sm8350_dspp,
H A Ddpu_5_0_sm8150.h151 .dspp = DSPP_0,
159 .dspp = DSPP_1,
167 .dspp = DSPP_2,
175 .dspp = DSPP_3,
391 .dspp = sm8150_dspp,
H A Ddpu_5_4_sm6125.h102 .dspp = DSPP_0,
110 .dspp = 0,
213 .dspp = sm6125_dspp,
H A Ddpu_8_1_sm8450.h151 .dspp = DSPP_0,
159 .dspp = DSPP_1,
167 .dspp = DSPP_2,
175 .dspp = DSPP_3,
435 .dspp = sm8450_dspp,
H A Ddpu_5_1_sc8180x.h150 .dspp = DSPP_0,
158 .dspp = DSPP_1,
166 .dspp = DSPP_2,
174 .dspp = DSPP_3,
419 .dspp = sc8180x_dspp,
H A Ddpu_9_0_sm8550.h168 .dspp = DSPP_0,
176 .dspp = DSPP_1,
184 .dspp = DSPP_2,
192 .dspp = DSPP_3,
436 .dspp = sm8550_dspp,
H A Ddpu_6_4_sm6350.h102 .dspp = DSPP_0,
110 .dspp = 0,
220 .dspp = sm6350_dspp,
H A Ddpu_8_0_sc8280xp.h150 .dspp = DSPP_0,
158 .dspp = DSPP_1,
166 .dspp = DSPP_2,
174 .dspp = DSPP_3,
459 .dspp = sc8280xp_dspp,
H A Ddpu_6_5_qcm2290.h64 .dspp = DSPP_0,
141 .dspp = qcm2290_dspp,
H A Ddpu_6_3_sm6115.h65 .dspp = DSPP_0,
149 .dspp = sm6115_dspp,
H A Ddpu_6_9_sm6375.h67 .dspp = DSPP_0,
159 .dspp = sm6375_dspp,
H A Ddpu_3_0_msm8998.h144 .dspp = DSPP_0,
152 .dspp = DSPP_1,
317 .dspp = msm8998_dspp,
H A Ddpu_6_2_sc7180.h95 .dspp = DSPP_0,
218 .dspp = sc7180_dspp,

12