Home
last modified time | relevance | path

Searched refs:div_bits (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/clk/
H A Dclk-en7523.c39 u8 div_bits; member
68 .div_bits = 3,
82 .div_bits = 3,
96 .div_bits = 3,
111 .div_bits = 5,
123 .div_bits = 5,
137 .div_bits = 3,
181 if (!desc->div_bits) in en7523_get_div()
187 val &= (1 << desc->div_bits) - 1; in en7523_get_div()
/openbmc/linux/drivers/clk/ingenic/
H A Dx1000-cgu.c103 u32 usbpcr1, div_bits; in x1000_otg_phy_set_rate() local
107 div_bits = USBPCR1_REFCLKDIV_12; in x1000_otg_phy_set_rate()
111 div_bits = USBPCR1_REFCLKDIV_24; in x1000_otg_phy_set_rate()
115 div_bits = USBPCR1_REFCLKDIV_48; in x1000_otg_phy_set_rate()
126 usbpcr1 |= div_bits; in x1000_otg_phy_set_rate()
H A Djz4780-cgu.c150 u32 usbpcr1, div_bits; in jz4780_otg_phy_set_rate() local
154 div_bits = USBPCR1_REFCLKDIV_12; in jz4780_otg_phy_set_rate()
158 div_bits = USBPCR1_REFCLKDIV_19_2; in jz4780_otg_phy_set_rate()
162 div_bits = USBPCR1_REFCLKDIV_24; in jz4780_otg_phy_set_rate()
166 div_bits = USBPCR1_REFCLKDIV_48; in jz4780_otg_phy_set_rate()
177 usbpcr1 |= div_bits; in jz4780_otg_phy_set_rate()
/openbmc/linux/drivers/clk/hisilicon/
H A Dclk-hi3620.c227 u32 div_bits; member
243 u32 div_bits; member
372 val = mmc_clk_delay(val, div, mclk->div_off, mclk->div_bits); in mmc_clk_set_timing()
433 mclk->div_bits = mmc_clk->div_bits; in hisi_register_clk_mmc()