Home
last modified time | relevance | path

Searched refs:ddrpll (Results 1 – 11 of 11) sorted by relevance

/openbmc/u-boot/arch/arm/cpu/arm926ejs/spear/
H A Dspl.c22 u32 clkenb, ddrpll; in ddr_clock_init() local
32 ddrpll = readl(&misc_p->pll_ctr_reg); in ddr_clock_init()
33 ddrpll &= ~MEM_CLK_SEL_MSK; in ddr_clock_init()
35 ddrpll |= MEM_CLK_HCLK; in ddr_clock_init()
37 ddrpll |= MEM_CLK_2HCLK; in ddr_clock_init()
39 ddrpll |= MEM_CLK_PLL2; in ddr_clock_init()
43 writel(ddrpll, &misc_p->pll_ctr_reg); in ddr_clock_init()
/openbmc/u-boot/arch/mips/mach-ath79/ar934x/
H A Dclk.c261 u32 ctrl, cpu, cpupll, ddr, ddrpll; in ar934x_update_clock() local
273 ddrpll = ar934x_ddrpll_to_hz(ddr); in ar934x_update_clock()
280 cpuclk = ddrpll; in ar934x_update_clock()
285 ddrclk = ddrpll; in ar934x_update_clock()
292 busclk = ddrpll; in ar934x_update_clock()
/openbmc/linux/drivers/clk/zynq/
H A Dclkc.c51 armpll, ddrpll, iopll, enumerator
240 cpu_parents[2] = clk_output_name[ddrpll]; in zynq_clk_setup()
245 periph_parents[3] = clk_output_name[ddrpll]; in zynq_clk_setup()
266 clks[ddrpll] = clk_register_mux(NULL, clk_output_name[ddrpll], in zynq_clk_setup()
/openbmc/linux/drivers/gpu/drm/i915/soc/
H A Dintel_dram.c86 u16 ddrpll, csipll; in ilk_detect_mem_freq() local
88 ddrpll = intel_uncore_read16(&dev_priv->uncore, DDRMPLL1); in ilk_detect_mem_freq()
89 switch (ddrpll & 0xff) { in ilk_detect_mem_freq()
104 ddrpll & 0xff); in ilk_detect_mem_freq()
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dzynq-7000.txt42 1: ddrpll
96 clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
/openbmc/linux/arch/arm/boot/dts/calxeda/
H A Decx-common.dtsi145 ddrpll: ddrpll { label
/openbmc/u-boot/arch/arm/dts/
H A Dzynq-cse-nand.dts52 clock-output-names = "armpll", "ddrpll",
H A Dzynq-cse-nor.dts59 clock-output-names = "armpll", "ddrpll",
H A Dzynq-cse-qspi.dtsi105 clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
H A Dzynq-7000.dtsi270 clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
/openbmc/linux/arch/arm/boot/dts/xilinx/
H A Dzynq-7000.dtsi320 clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",