| /openbmc/linux/drivers/video/fbdev/geode/ |
| H A D | display_gx1.c | 80 u32 gcfg, tcfg, ocfg, dclk_div, val; in gx1_set_mode() local
108 dclk_div = DC_GCFG_DCLK_DIV_1; /* FIXME: may need to divide DCLK by 2 sometimes? */ in gx1_set_mode()
109 gcfg |= dclk_div; in gx1_set_mode()
122 gcfg = DC_GCFG_VRDY | dclk_div; in gx1_set_mode()
|
| /openbmc/linux/drivers/clk/ |
| H A D | clk-lmk04832.c | 1051 unsigned int dclk_div; in lmk04832_dclk_recalc_rate() local
1066 dclk_div = FIELD_GET(LMK04832_BIT_DCLK_DIV_MSB, msb) << 8 | lsb; in lmk04832_dclk_recalc_rate()
1067 rate = DIV_ROUND_CLOSEST(prate, dclk_div); in lmk04832_dclk_recalc_rate()
1078 unsigned int dclk_div; in lmk04832_dclk_round_rate() local
1080 dclk_div = DIV_ROUND_CLOSEST(*prate, rate); in lmk04832_dclk_round_rate()
1081 dclk_rate = DIV_ROUND_CLOSEST(*prate, dclk_div); in lmk04832_dclk_round_rate()
1083 if (dclk_div < 1 || dclk_div > 0x3ff) { in lmk04832_dclk_round_rate()
1099 unsigned int dclk_div; in lmk04832_dclk_set_rate() local
1102 dclk_div = DIV_ROUND_CLOSEST(prate, rate); in lmk04832_dclk_set_rate()
1104 if (dclk_div > 0x3ff) { in lmk04832_dclk_set_rate()
[all …]
|
| /openbmc/linux/drivers/gpu/drm/radeon/ |
| H A D | radeon_uvd.c | 969 unsigned vclk_div, dclk_div, score; in radeon_uvd_calc_upll_dividers() local
986 dclk_div = radeon_uvd_calc_upll_post_div(vco_freq, dclk, in radeon_uvd_calc_upll_dividers()
988 if (dclk_div > pd_max) in radeon_uvd_calc_upll_dividers()
992 score = vclk - (vco_freq / vclk_div) + dclk - (vco_freq / dclk_div); in radeon_uvd_calc_upll_dividers()
998 *optimal_dclk_div = dclk_div; in radeon_uvd_calc_upll_dividers()
|
| H A D | rv770.c | 56 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in rv770_set_uvd_clocks() local
76 &fb_div, &vclk_div, &dclk_div); in rv770_set_uvd_clocks()
82 dclk_div -= 1; in rv770_set_uvd_clocks()
106 UPLL_SW_HILEN2(dclk_div >> 1) | in rv770_set_uvd_clocks()
107 UPLL_SW_LOLEN2((dclk_div >> 1) + (dclk_div & 1)), in rv770_set_uvd_clocks()
|
| H A D | r600.c | 205 unsigned fb_div = 0, ref_div, vclk_div = 0, dclk_div = 0; in r600_set_uvd_clocks() local
234 &fb_div, &vclk_div, &dclk_div); in r600_set_uvd_clocks()
263 UPLL_SW_HILEN2(dclk_div >> 1) | in r600_set_uvd_clocks()
264 UPLL_SW_LOLEN2((dclk_div >> 1) + (dclk_div & 1)) | in r600_set_uvd_clocks()
|
| H A D | evergreen.c | 1191 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in evergreen_set_uvd_clocks() local
1210 &fb_div, &vclk_div, &dclk_div); in evergreen_set_uvd_clocks()
1249 UPLL_PDIV_A(vclk_div) | UPLL_PDIV_B(dclk_div), in evergreen_set_uvd_clocks()
|
| H A D | si.c | 6996 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in si_set_uvd_clocks() local
7014 &fb_div, &vclk_div, &dclk_div); in si_set_uvd_clocks()
7055 UPLL_PDIV_A(vclk_div) | UPLL_PDIV_B(dclk_div), in si_set_uvd_clocks()
|
| /openbmc/linux/drivers/gpu/drm/solomon/ |
| H A D | ssd130x.h | 72 u32 dclk_div; member
|
| H A D | ssd130x.c | 362 dclk = (SSD130X_SET_CLOCK_DIV_SET(ssd130x->dclk_div - 1) | in ssd130x_init()
982 if (device_property_read_u32(dev, "solomon,dclk-div", &ssd130x->dclk_div)) in ssd130x_parse_properties()
983 ssd130x->dclk_div = ssd130x->device_info->default_dclk_div; in ssd130x_parse_properties()
|
| /openbmc/linux/drivers/video/fbdev/ |
| H A D | ssd1307fb.c | 69 u32 dclk_div; member
404 dclk = ((par->dclk_div - 1) & 0xf) | (par->dclk_frq & 0xf) << 4; in ssd1307fb_init()
671 if (device_property_read_u32(dev, "solomon,dclk-div", &par->dclk_div)) in ssd1307fb_probe()
672 par->dclk_div = par->device_info->default_dclk_div; in ssd1307fb_probe()
|
| /openbmc/linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | si.c | 1732 unsigned vclk_div, dclk_div, score; in si_calc_upll_dividers() local
1749 dclk_div = si_uvd_calc_upll_post_div(vco_freq, dclk, in si_calc_upll_dividers()
1751 if (dclk_div > pd_max) in si_calc_upll_dividers()
1755 score = vclk - (vco_freq / vclk_div) + dclk - (vco_freq / dclk_div); in si_calc_upll_dividers()
1761 *optimal_dclk_div = dclk_div; in si_calc_upll_dividers()
1777 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in si_set_uvd_clocks() local
1795 &fb_div, &vclk_div, &dclk_div); in si_set_uvd_clocks()
1838 UPLL_PDIV_A(vclk_div) | UPLL_PDIV_B(dclk_div), in si_set_uvd_clocks()
|