Home
last modified time | relevance | path

Searched refs:dbgdidr (Results 1 – 7 of 7) sorted by relevance

/openbmc/qemu/target/arm/
H A Dkvm.c424 uint32_t dbgdidr = 0; in kvm_arm_get_host_cpu_features() local
426 dbgdidr = FIELD_DP32(dbgdidr, DBGDIDR, WRPS, wrps); in kvm_arm_get_host_cpu_features()
427 dbgdidr = FIELD_DP32(dbgdidr, DBGDIDR, BRPS, brps); in kvm_arm_get_host_cpu_features()
428 dbgdidr = FIELD_DP32(dbgdidr, DBGDIDR, CTX_CMPS, ctx_cmps); in kvm_arm_get_host_cpu_features()
429 dbgdidr = FIELD_DP32(dbgdidr, DBGDIDR, VERSION, version); in kvm_arm_get_host_cpu_features()
430 dbgdidr = FIELD_DP32(dbgdidr, DBGDIDR, NSUHD_IMP, has_el3); in kvm_arm_get_host_cpu_features()
431 dbgdidr = FIELD_DP32(dbgdidr, DBGDIDR, SE_IMP, has_el3); in kvm_arm_get_host_cpu_features()
432 dbgdidr |= (1 << 15); /* RES1 bit */ in kvm_arm_get_host_cpu_features()
433 ahcf->isar.dbgdidr = dbgdidr; in kvm_arm_get_host_cpu_features()
H A Ddebug_helper.c1172 if (cpu->isar.dbgdidr != 0) { in define_debug_regs()
1173 ARMCPRegInfo dbgdidr = { in define_debug_regs() local
1177 .type = ARM_CP_CONST, .resetvalue = cpu->isar.dbgdidr, in define_debug_regs()
1179 define_one_arm_cp_reg(cpu, &dbgdidr); in define_debug_regs()
1192 if (extract32(cpu->isar.dbgdidr, 15, 1)) { in define_debug_regs()
H A Dinternals.h1038 return FIELD_EX32(cpu->isar.dbgdidr, DBGDIDR, BRPS) + 1; in arm_num_brps()
1052 return FIELD_EX32(cpu->isar.dbgdidr, DBGDIDR, WRPS) + 1; in arm_num_wrps()
1066 return FIELD_EX32(cpu->isar.dbgdidr, DBGDIDR, CTX_CMPS) + 1; in arm_num_ctx_cmps()
H A Dcpu64.c641 cpu->isar.dbgdidr = 0x3516d000; in aarch64_a57_initfn()
702 cpu->isar.dbgdidr = 0x3516d000; in aarch64_a53_initfn()
H A Dcpu.h1019 uint32_t dbgdidr; member
/openbmc/qemu/target/arm/tcg/
H A Dcpu32.c100 cpu->isar.dbgdidr = t; in aa32_max_features()
373 cpu->isar.dbgdidr = 0x15141000; in cortex_a8_initfn()
448 cpu->isar.dbgdidr = 0x35141000; in cortex_a9_initfn()
517 cpu->isar.dbgdidr = 0x3515f005; in cortex_a7_initfn()
564 cpu->isar.dbgdidr = 0x3515f021; in cortex_a15_initfn()
755 cpu->isar.dbgdidr = 0x77168000; in cortex_r52_initfn()
H A Dcpu64.c97 cpu->isar.dbgdidr = 0x3516d000; in aarch64_a35_initfn()
316 cpu->isar.dbgdidr = 0x3516d000; in aarch64_a72_initfn()