Home
last modified time | relevance | path

Searched refs:crtc_h_total_disp (Results 1 – 7 of 7) sorted by relevance

/openbmc/u-boot/drivers/video/
H A Dati_radeon_fb.c323 mode->crtc_h_total_disp = 0x4f0063; in radeon_setmode()
333 OUTREG(CRTC_H_TOTAL_DISP, mode->crtc_h_total_disp); in radeon_setmode()
391 mode->crtc_h_total_disp = CRTC_H_TOTAL_DISP_VAL(1688,1280); in radeon_setmode_9200()
423 mode->crtc_h_total_disp = CRTC_H_TOTAL_DISP_VAL(1312,1024); in radeon_setmode_9200()
429 mode->crtc_h_total_disp = CRTC_H_TOTAL_DISP_VAL(1344,1024); in radeon_setmode_9200()
453 mode->crtc_h_total_disp = CRTC_H_TOTAL_DISP_VAL(1056,800); in radeon_setmode_9200()
485 mode->crtc_h_total_disp = CRTC_H_TOTAL_DISP_VAL(840,640); in radeon_setmode_9200()
491 mode->crtc_h_total_disp = CRTC_H_TOTAL_DISP_VAL(800,640); in radeon_setmode_9200()
519 OUTREG(CRTC_H_TOTAL_DISP, mode->crtc_h_total_disp); in radeon_setmode_9200()
H A Dati_radeon_fb.h178 u32 crtc_h_total_disp; member
/openbmc/qemu/hw/display/
H A Dati.c66 if (s->regs.crtc_h_total_disp == 0) { in ati_vga_switch_mode()
67 s->regs.crtc_h_total_disp = ((640 / 8) - 1) << 16; in ati_vga_switch_mode()
72 h = ((s->regs.crtc_h_total_disp >> 16) + 1) * 8; in ati_vga_switch_mode()
211 h = ((s->regs.crtc_h_total_disp >> 16) + 1) * 8; in ati_cursor_draw_line()
388 val = s->regs.crtc_h_total_disp; in ati_mm_read()
695 s->regs.crtc_h_total_disp = data & 0x07ff07ff; in ati_mm_write()
H A Dati_int.h48 uint32_t crtc_h_total_disp; member
/openbmc/linux/drivers/gpu/drm/radeon/
H A Dradeon_legacy_crtc.c584 uint32_t crtc_h_total_disp; in radeon_set_crtc_timing() local
622 crtc_h_total_disp = ((((mode->crtc_htotal / 8) - 1) & 0x3ff) in radeon_set_crtc_timing()
721 radeon_legacy_tv_adjust_crtc_reg(encoder, &crtc_h_total_disp, in radeon_set_crtc_timing()
725 WREG32(RADEON_CRTC_H_TOTAL_DISP + radeon_crtc->crtc_offset, crtc_h_total_disp); in radeon_set_crtc_timing()
/openbmc/linux/drivers/video/fbdev/aty/
H A Dradeonfb.h187 u32 crtc_h_total_disp; member
H A Dradeon_base.c1318 save->crtc_h_total_disp = INREG(CRTC_H_TOTAL_DISP); in radeon_save_state()
1485 OUTREG(CRTC_H_TOTAL_DISP, mode->crtc_h_total_disp); in radeon_write_mode()
1755 newmode->crtc_h_total_disp = ((((hTotal / 8) - 1) & 0x3ff) | in radeonfb_set_par()
1813 newmode->crtc_h_total_disp, newmode->crtc_h_sync_strt_wid); in radeonfb_set_par()