| /openbmc/u-boot/drivers/i2c/ |
| H A D | stm32f7_i2c.c | 18 u32 cr2; /* I2C control register 2 */ member
261 u32 cr2 = readl(®s->cr2); in stm32_i2c_message_start() local
264 cr2 &= ~STM32_I2C_CR2_RD_WRN; in stm32_i2c_message_start()
266 cr2 |= STM32_I2C_CR2_RD_WRN; in stm32_i2c_message_start()
269 cr2 &= ~(STM32_I2C_CR2_HEAD10R | STM32_I2C_CR2_ADD10); in stm32_i2c_message_start()
271 cr2 &= ~STM32_I2C_CR2_SADD10_MASK; in stm32_i2c_message_start()
272 cr2 |= STM32_I2C_CR2_SADD10(msg->addr); in stm32_i2c_message_start()
273 cr2 |= STM32_I2C_CR2_ADD10; in stm32_i2c_message_start()
275 cr2 &= ~STM32_I2C_CR2_SADD7_MASK; in stm32_i2c_message_start()
276 cr2 |= STM32_I2C_CR2_SADD7(msg->addr); in stm32_i2c_message_start()
[all …]
|
| /openbmc/linux/drivers/i2c/busses/ |
| H A D | i2c-stm32f7.c | 194 u32 cr2; member
797 u32 cr2; in stm32f7_i2c_reload() local
802 cr2 = readl_relaxed(i2c_dev->base + STM32F7_I2C_CR2); in stm32f7_i2c_reload()
804 cr2 &= ~STM32F7_I2C_CR2_NBYTES_MASK; in stm32f7_i2c_reload()
806 cr2 |= STM32F7_I2C_CR2_NBYTES(STM32F7_I2C_MAX_LEN); in stm32f7_i2c_reload()
808 cr2 &= ~STM32F7_I2C_CR2_RELOAD; in stm32f7_i2c_reload()
809 cr2 |= STM32F7_I2C_CR2_NBYTES(f7_msg->count); in stm32f7_i2c_reload()
812 writel_relaxed(cr2, i2c_dev->base + STM32F7_I2C_CR2); in stm32f7_i2c_reload()
818 u32 cr2; in stm32f7_i2c_smbus_reload() local
832 cr2 = readl_relaxed(i2c_dev->base + STM32F7_I2C_CR2); in stm32f7_i2c_smbus_reload()
[all …]
|
| H A D | i2c-stm32f4.c | 154 u32 cr2 = 0; in stm32f4_i2c_set_periph_clk_freq() local
185 cr2 |= STM32F4_I2C_CR2_FREQ(freq); in stm32f4_i2c_set_periph_clk_freq()
186 writel_relaxed(cr2, i2c_dev->base + STM32F4_I2C_CR2); in stm32f4_i2c_set_periph_clk_freq()
561 u32 status, ien, event, cr2; in stm32f4_i2c_isr_event() local
563 cr2 = readl_relaxed(i2c_dev->base + STM32F4_I2C_CR2); in stm32f4_i2c_isr_event()
564 ien = cr2 & STM32F4_I2C_CR2_IRQ_MASK; in stm32f4_i2c_isr_event()
594 cr2 |= STM32F4_I2C_CR2_ITBUFEN; in stm32f4_i2c_isr_event()
595 writel_relaxed(cr2, i2c_dev->base + STM32F4_I2C_CR2); in stm32f4_i2c_isr_event()
|
| /openbmc/linux/arch/x86/um/shared/sysdep/ |
| H A D | mcontext.h | 15 (fi).cr2 = (mc)->cr2; \
24 (fi).cr2 = (mc)->gregs[REG_CR2]; \
|
| H A D | faultinfo_64.h | 20 unsigned long cr2; /* in ptrace_faultinfo called addr */ member
25 #define FAULT_ADDRESS(fi) ((fi).cr2)
|
| H A D | faultinfo_32.h | 20 unsigned long cr2; /* in ptrace_faultinfo called addr */ member
25 #define FAULT_ADDRESS(fi) ((fi).cr2)
|
| /openbmc/linux/arch/x86/kernel/ |
| H A D | doublefault_32.c | 26 unsigned long cr2; in doublefault_shim() local
31 cr2 = native_read_cr2(); in doublefault_shim()
73 exc_double_fault(®s, 0, cr2); in doublefault_shim()
|
| H A D | process_32.c | 62 unsigned long cr0 = 0L, cr2 = 0L, cr3 = 0L, cr4 = 0L; in __show_regs() local
81 cr2 = read_cr2(); in __show_regs()
85 log_lvl, cr0, cr2, cr3, cr4); in __show_regs()
|
| /openbmc/qemu/target/i386/tcg/sysemu/ |
| H A D | excp_helper.c | 51 target_ulong cr2; member
77 .cr2 = addr, in ptw_translate()
452 .cr2 = paddr, in mmu_translate()
516 .cr2 = addr, in mmu_translate()
539 err->cr2); in raise_stage2()
592 .cr2 = addr, in get_physical_address()
645 err.cr2); in x86_cpu_tlb_fill()
647 env->cr[2] = err.cr2; in x86_cpu_tlb_fill()
|
| /openbmc/linux/arch/x86/include/uapi/asm/ |
| H A D | sigcontext.h | 232 __u32 cr2; member
264 __u64 cr2; member
322 __u32 cr2; member
379 __u64 cr2; member
|
| /openbmc/u-boot/drivers/spi/ |
| H A D | sh_spi.c | 45 sh_spi_set_bit(SH_SPI_RSTF, &ss->regs->cr2); in clear_fifo()
46 sh_spi_clear_bit(SH_SPI_RSTF, &ss->regs->cr2); in clear_fifo()
107 sh_spi_write(sh_spi_read(&ss->regs->cr2) | 0x07, &ss->regs->cr2); in spi_setup_slave()
|
| H A D | sh_spi.h | 18 unsigned long cr2; member
|
| /openbmc/linux/drivers/iio/trigger/ |
| H A D | stm32-timer-trigger.c | 81 u32 cr2; member
291 u32 cr2; in stm32_tt_show_master_mode() local
293 regmap_read(priv->regmap, TIM_CR2, &cr2); in stm32_tt_show_master_mode()
296 cr2 = (cr2 & TIM_CR2_MMS2) >> TIM_CR2_MMS2_SHIFT; in stm32_tt_show_master_mode()
298 cr2 = (cr2 & TIM_CR2_MMS) >> TIM_CR2_MMS_SHIFT; in stm32_tt_show_master_mode()
300 return sysfs_emit(buf, "%s\n", master_mode_table[cr2]); in stm32_tt_show_master_mode()
839 regmap_read(priv->regmap, TIM_CR2, &priv->bak.cr2); in stm32_timer_trigger_suspend()
865 regmap_write(priv->regmap, TIM_CR2, priv->bak.cr2); in stm32_timer_trigger_resume()
|
| /openbmc/linux/arch/powerpc/kernel/ |
| H A D | cpu_setup_6xx.S | 216 cmpwi cr2,r10,11
218 cror 4*cr0+eq,4*cr0+eq,4*cr2+eq
364 cmplwi cr2,r3,0x800c /* 7410 */
371 cror 4*cr1+eq,4*cr1+eq,4*cr2+eq
435 cmplwi cr2,r3,0x800c /* 7410 */
442 cror 4*cr1+eq,4*cr1+eq,4*cr2+eq
461 bne cr2,1f
|
| /openbmc/u-boot/drivers/serial/ |
| H A D | serial_mxc.c | 123 u32 cr2; member
144 writel(0, &base->cr2); in _mxc_serial_init()
146 while (!(readl(&base->cr2) & UCR2_SRST)); in _mxc_serial_init()
177 &base->cr2); in _mxc_serial_setbrg()
|
| /openbmc/qemu/hw/char/ |
| H A D | stm32l4x5_usart.c | 180 ((s->isr & R_ISR_LBDF_MASK) && (s->cr2 & R_CR2_LBDIE_MASK)) || in stm32l4x5_update_irq()
307 switch (FIELD_EX32(s->cr2, CR2, STOP)) { in stm32l4x5_update_params()
317 FIELD_EX32(s->cr2, CR2, STOP)); in stm32l4x5_update_params()
380 s->cr2 = 0x00000000; in stm32l4x5_usart_base_reset_hold()
417 retvalue = s->cr2; in stm32l4x5_usart_base_read()
478 s->cr2 = value; in stm32l4x5_usart_base_write()
570 VMSTATE_UINT32(cr2, Stm32l4x5UsartBaseState),
|
| /openbmc/linux/arch/s390/kernel/ |
| H A D | nmi.c | 213 union ctlreg2 cr2; in s390_validate_registers() local
293 cr2.val = S390_lowcore.cregs_save_area[2]; in s390_validate_registers()
294 if (cr2.gse) { in s390_validate_registers()
|
| /openbmc/linux/arch/powerpc/platforms/cell/ |
| H A D | cbe_thermal.c | 302 u64 cr2; in init_default_values() local
335 cr2 = 0x04; in init_default_values()
357 out_be64(&pmd_regs->tm_cr2, cr2); in init_default_values()
|
| /openbmc/u-boot/arch/arm/include/asm/arch-stm32f7/ |
| H A D | stm32_pwr.h | 20 u32 cr2; /* power control register 2 */ member
|
| /openbmc/u-boot/arch/x86/cpu/i386/ |
| H A D | interrupt.c | 70 unsigned long cr0 = 0L, cr2 = 0L, cr3 = 0L, cr4 = 0L; in dump_regs() local
114 cr2 = read_cr2(); in dump_regs()
119 cr0, cr2, cr3, cr4); in dump_regs()
|
| /openbmc/linux/arch/x86/include/asm/ |
| H A D | suspend_32.h | 15 unsigned long cr0, cr2, cr3, cr4; member
|
| H A D | suspend_64.h | 41 unsigned long cr0, cr2, cr3, cr4; member
|
| /openbmc/linux/drivers/tty/serial/ |
| H A D | fsl_lpuart.c | 1135 unsigned char cr2; in lpuart_copy_rx_to_tty() local
1138 cr2 = readb(sport->port.membase + UARTCR2); in lpuart_copy_rx_to_tty()
1139 cr2 &= ~UARTCR2_RE; in lpuart_copy_rx_to_tty()
1140 writeb(cr2, sport->port.membase + UARTCR2); in lpuart_copy_rx_to_tty()
1166 cr2 |= UARTCR2_RE; in lpuart_copy_rx_to_tty()
1167 writeb(cr2, sport->port.membase + UARTCR2); in lpuart_copy_rx_to_tty()
1613 unsigned char val, cr2; in lpuart_setup_watermark() local
1616 cr2 = readb(sport->port.membase + UARTCR2); in lpuart_setup_watermark()
1617 cr2_saved = cr2; in lpuart_setup_watermark()
1618 cr2 &= ~(UARTCR2_TIE | UARTCR2_TCIE | UARTCR2_TE | in lpuart_setup_watermark()
[all …]
|
| /openbmc/u-boot/arch/arm/include/asm/arch-stv0991/ |
| H A D | stv0991_gpt.h | 14 u32 cr2; member
|
| /openbmc/qemu/include/hw/char/ |
| H A D | stm32l4x5_usart.h | 44 uint32_t cr2; member
|