Home
last modified time | relevance | path

Searched refs:cpu_pll (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/arch/mips/ath79/
H A Dclock.c239 u32 cpu_pll, ddr_pll; in ar934x_clocks_init() local
277 cpu_pll = ar934x_get_pll_freq(ref_rate, ref_div, nint, in ar934x_clocks_init()
315 cpu_rate = cpu_pll / (postdiv + 1); in ar934x_clocks_init()
327 ddr_rate = cpu_pll / (postdiv + 1); in ar934x_clocks_init()
337 ahb_rate = cpu_pll / (postdiv + 1); in ar934x_clocks_init()
357 u32 cpu_pll, ddr_pll; in qca953x_clocks_init() local
378 cpu_pll = nint * ref_rate / ref_div; in qca953x_clocks_init()
379 cpu_pll += frac * (ref_rate >> 6) / ref_div; in qca953x_clocks_init()
380 cpu_pll /= (1 << out_div); in qca953x_clocks_init()
404 cpu_rate = cpu_pll / (postdiv + 1); in qca953x_clocks_init()
[all …]
/openbmc/u-boot/arch/mips/mach-ath79/ar934x/
H A Dclk.c42 struct ar934x_pll_config cpu_pll; member
111 u32 reg, cpu_pll, cpu_srif, ddr_pll, ddr_srif; in ar934x_pll_init() local
142 pll_cfg = &ar934x_clock_config[i].cpu_pll; in ar934x_pll_init()
145 cpu_pll = in ar934x_pll_init()
175 writel(cpu_pll | AR934X_PLL_CPU_CONFIG_PLLPWD, in ar934x_pll_init()
/openbmc/linux/drivers/clk/mxs/
H A Dclk-imx23.c82 lcdif_sel, gpmi_sel, ssp_sel, emi_sel, cpu, etm_sel, cpu_pll, enumerator
125 clks[cpu_pll] = mxs_clk_div("cpu_pll", "ref_cpu", CPU, 0, 6, 28); in mx23_clocks_init()
H A Dclk-imx28.c136 lcdif_sel, cpu, ptp_sel, cpu_pll, cpu_xtal, hbus, xbus, enumerator
190 clks[cpu_pll] = mxs_clk_div("cpu_pll", "ref_cpu", CPU, 0, 6, 28); in mx28_clocks_init()
/openbmc/linux/drivers/clk/ralink/
H A Dclk-mtmips.c551 unsigned long cpu_pll; in mt7620_pll_recalc_rate() local
558 cpu_pll = parent_rate; in mt7620_pll_recalc_rate()
560 cpu_pll = 600000000; in mt7620_pll_recalc_rate()
573 cpu_pll = mt7620_calc_rate(parent_rate, mul, clk_divider[div]); in mt7620_pll_recalc_rate()
583 return cpu_pll; in mt7620_pll_recalc_rate()