Home
last modified time | relevance | path

Searched refs:bpll_con1 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/arm/mach-exynos/
H A Ddmc_init_ddr3.c480 setbits_le32(&clk->bpll_con1, BYPASS_EN); in ddr3_mem_ctrl_init()
488 clrbits_le32(&clk->bpll_con1, BYPASS_EN); in ddr3_mem_ctrl_init()
H A Dclock_init_exynos5.c633 writel(BPLL_CON1_VAL, &clk->bpll_con1); in exynos5250_system_clock_init()
890 writel(BPLL_CON1_VAL, &clk->bpll_con1); in exynos5420_system_clock_init()
/openbmc/u-boot/arch/arm/mach-exynos/include/mach/
H A Dclock.h832 unsigned int bpll_con1; member
1242 unsigned int bpll_con1; member