Home
last modified time | relevance | path

Searched refs:base_address (Results 1 – 25 of 114) sorted by relevance

12345

/openbmc/linux/drivers/char/xilinx_hwicap/
H A Dbuffer_icap.c90 return in_be32(drvdata->base_address + XHI_STATUS_REG_OFFSET); in buffer_icap_get_status()
101 static inline u32 buffer_icap_get_bram(void __iomem *base_address, in buffer_icap_get_bram() argument
104 return in_be32(base_address + (offset << 2)); in buffer_icap_get_bram()
115 static inline bool buffer_icap_busy(void __iomem *base_address) in buffer_icap_busy() argument
117 u32 status = in_be32(base_address + XHI_STATUS_REG_OFFSET); in buffer_icap_busy()
129 static inline void buffer_icap_set_size(void __iomem *base_address, in buffer_icap_set_size() argument
132 out_be32(base_address + XHI_SIZE_REG_OFFSET, data); in buffer_icap_set_size()
143 static inline void buffer_icap_set_offset(void __iomem *base_address, in buffer_icap_set_offset() argument
146 out_be32(base_address + XHI_BRAM_OFFSET_REG_OFFSET, data); in buffer_icap_set_offset()
159 static inline void buffer_icap_set_rnc(void __iomem *base_address, in buffer_icap_set_rnc() argument
[all …]
H A Dfifo_icap.c97 out_be32(drvdata->base_address + XHI_WF_OFFSET, data); in fifo_icap_fifo_write()
108 u32 data = in_be32(drvdata->base_address + XHI_RF_OFFSET); in fifo_icap_fifo_read()
121 out_be32(drvdata->base_address + XHI_SZ_OFFSET, data); in fifo_icap_set_read_size()
130 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_WRITE_MASK); in fifo_icap_start_config()
140 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_READ_MASK); in fifo_icap_start_readback()
162 u32 status = in_be32(drvdata->base_address + XHI_SR_OFFSET); in fifo_icap_get_status()
173 u32 status = in_be32(drvdata->base_address + XHI_SR_OFFSET); in fifo_icap_busy()
186 return in_be32(drvdata->base_address + XHI_WFV_OFFSET); in fifo_icap_write_fifo_vacancy()
198 return in_be32(drvdata->base_address + XHI_RFO_OFFSET); in fifo_icap_read_fifo_occupancy()
364 reg_data = in_be32(drvdata->base_address + XHI_CR_OFFSET); in fifo_icap_reset()
[all …]
/openbmc/linux/drivers/misc/ibmasm/
H A Dlowlevel.h41 static inline int sp_interrupt_pending(void __iomem *base_address) in sp_interrupt_pending() argument
43 return SP_INTR_MASK & readl(base_address + INTR_STATUS_REGISTER); in sp_interrupt_pending()
46 static inline int uart_interrupt_pending(void __iomem *base_address) in uart_interrupt_pending() argument
48 return UART_INTR_MASK & readl(base_address + INTR_STATUS_REGISTER); in uart_interrupt_pending()
51 static inline void ibmasm_enable_interrupts(void __iomem *base_address, int mask) in ibmasm_enable_interrupts() argument
53 void __iomem *ctrl_reg = base_address + INTR_CONTROL_REGISTER; in ibmasm_enable_interrupts()
57 static inline void ibmasm_disable_interrupts(void __iomem *base_address, int mask) in ibmasm_disable_interrupts() argument
59 void __iomem *ctrl_reg = base_address + INTR_CONTROL_REGISTER; in ibmasm_disable_interrupts()
63 static inline void enable_sp_interrupts(void __iomem *base_address) in enable_sp_interrupts() argument
65 ibmasm_enable_interrupts(base_address, SP_INTR_MASK); in enable_sp_interrupts()
[all …]
H A Dlowlevel.c26 mfa = get_mfa_inbound(sp->base_address); in ibmasm_send_i2o_message()
33 message = get_i2o_message(sp->base_address, mfa); in ibmasm_send_i2o_message()
38 set_mfa_inbound(sp->base_address, mfa); in ibmasm_send_i2o_message()
47 void __iomem *base_address = sp->base_address; in ibmasm_interrupt_handler() local
50 if (!sp_interrupt_pending(base_address)) in ibmasm_interrupt_handler()
60 mfa = get_mfa_outbound(base_address); in ibmasm_interrupt_handler()
62 struct i2o_message *msg = get_i2o_message(base_address, mfa); in ibmasm_interrupt_handler()
67 set_mfa_outbound(base_address, mfa); in ibmasm_interrupt_handler()
H A Dmodule.c96 sp->base_address = pci_ioremap_bar(pdev, 0); in ibmasm_init_one()
97 if (!sp->base_address) { in ibmasm_init_one()
109 enable_sp_interrupts(sp->base_address); in ibmasm_init_one()
136 disable_sp_interrupts(sp->base_address); in ibmasm_init_one()
139 iounmap(sp->base_address); in ibmasm_init_one()
166 disable_sp_interrupts(sp->base_address); in ibmasm_remove_one()
171 iounmap(sp->base_address); in ibmasm_remove_one()
H A Duart.c25 iomem_base = sp->base_address + SCOUT_COM_B_BASE; in ibmasm_register_uart()
48 enable_uart_interrupts(sp->base_address); in ibmasm_register_uart()
56 disable_uart_interrupts(sp->base_address); in ibmasm_unregister_uart()
/openbmc/linux/drivers/input/serio/
H A Dxilinx_ps2.c68 void __iomem *base_address; /* virt. address of control registers */ member
92 sr = in_be32(drvdata->base_address + XPS2_STATUS_OFFSET); in xps2_recv()
94 *byte = in_be32(drvdata->base_address + XPS2_RX_DATA_OFFSET); in xps2_recv()
112 intr_sr = in_be32(drvdata->base_address + XPS2_IPISR_OFFSET); in xps2_interrupt()
113 out_be32(drvdata->base_address + XPS2_IPISR_OFFSET, intr_sr); in xps2_interrupt()
165 sr = in_be32(drvdata->base_address + XPS2_STATUS_OFFSET); in sxps2_write()
167 out_be32(drvdata->base_address + XPS2_TX_DATA_OFFSET, c); in sxps2_write()
197 out_be32(drvdata->base_address + XPS2_GIER_OFFSET, XPS2_GIER_GIE_MASK); in sxps2_open()
198 out_be32(drvdata->base_address + XPS2_IPIER_OFFSET, XPS2_IPIXR_RX_ALL); in sxps2_open()
215 out_be32(drvdata->base_address + XPS2_GIER_OFFSET, 0x00); in sxps2_close()
[all …]
/openbmc/qemu/hw/acpi/
H A Dipmi.c26 aml_append(crs, aml_io(AML_DECODE16, info->base_address, in aml_ipmi_crs()
27 info->base_address + info->register_length - 1, in aml_ipmi_crs()
36 info->base_address, in aml_ipmi_crs()
37 info->base_address + info->register_length - 1, in aml_ipmi_crs()
46 info->base_address, in aml_ipmi_crs()
47 info->base_address + info->register_length - 1, in aml_ipmi_crs()
51 aml_append(crs, aml_i2c_serial_bus_device(info->base_address, in aml_ipmi_crs()
/openbmc/linux/drivers/pinctrl/bcm/
H A Dpinctrl-ns2-mux.c574 void __iomem *base_address; in ns2_pinmux_set() local
609 base_address = pinctrl->base0; in ns2_pinmux_set()
613 base_address = pinctrl->base1; in ns2_pinmux_set()
621 val = readl(base_address + grp->mux.offset); in ns2_pinmux_set()
624 writel(val, (base_address + grp->mux.offset)); in ns2_pinmux_set()
660 void __iomem *base_address; in ns2_pin_set_enable() local
662 base_address = pinctrl->pinconf_base; in ns2_pin_set_enable()
664 val = readl(base_address + pin_data->pin_conf.offset); in ns2_pin_set_enable()
670 writel(val, (base_address + pin_data->pin_conf.offset)); in ns2_pin_set_enable()
706 void __iomem *base_address; in ns2_pin_set_slew() local
[all …]
H A Dpinctrl-nsp-mux.c391 void __iomem *base_address; in nsp_pinmux_set() local
425 base_address = pinctrl->base0; in nsp_pinmux_set()
429 base_address = pinctrl->base1; in nsp_pinmux_set()
433 base_address = pinctrl->base2; in nsp_pinmux_set()
441 val = readl(base_address); in nsp_pinmux_set()
444 writel(val, base_address); in nsp_pinmux_set()
/openbmc/linux/arch/x86/math-emu/
H A Dget_address.c141 unsigned long base_address, limit, address, seg_top; in pm_address() local
163 base_address = seg_get_base(&descriptor); in pm_address()
164 address = base_address + offset; in pm_address()
167 limit += base_address - 1; in pm_address()
168 if (limit < base_address) in pm_address()
175 seg_top = base_address + (1 << 20); in pm_address()
176 if (seg_top < base_address) in pm_address()
184 (address > limit) || (address < base_address) ? 0 : in pm_address()
/openbmc/linux/drivers/iio/adc/
H A Dad7606_par.c39 insw((unsigned long)st->base_address, _buf, 1); in ad7606_par16_read_block()
47 insw((unsigned long)st->base_address, _buf, num); in ad7606_par16_read_block()
73 insb((unsigned long)st->base_address, _buf, 2); in ad7606_par8_read_block()
81 insb((unsigned long)st->base_address, _buf, num * 2); in ad7606_par8_read_block()
H A Dad7606.h97 void __iomem *base_address; member
150 int ad7606_probe(struct device *dev, int irq, void __iomem *base_address,
/openbmc/qemu/hw/smbios/
H A Dsmbios_type_38.c23 uint64_t base_address; member
30 uint64_t baseaddr = info->base_address; in smbios_build_one_type_38()
55 t->base_address = cpu_to_le64(baseaddr); in smbios_build_one_type_38()
/openbmc/u-boot/cmd/
H A Dmem.c40 static ulong base_address = 0; variable
75 addr += base_address; in do_mem_md()
130 addr += base_address; in do_mem_mw()
248 addr1 += base_address; in do_mem_cmp()
251 addr2 += base_address; in do_mem_cmp()
317 addr += base_address; in do_mem_cp()
320 dest += base_address; in do_mem_cp()
357 base_address = simple_strtoul(argv[1], NULL, 16); in do_mem_base()
361 printf("Base Address: 0x%08lx\n", base_address); in do_mem_base()
988 addr += base_address; in mod_mem()
/openbmc/u-boot/drivers/sound/
H A Drockchip_i2s.c51 struct rk_i2s_regs *regs = (struct rk_i2s_regs *)priv->base_address; in rockchip_i2s_init()
107 struct rk_i2s_regs *regs = (struct rk_i2s_regs *)priv->base_address; in rockchip_i2s_tx_data()
122 priv->base_address = base; in rockchip_i2s_probe()
H A Dbroadwell_i2s.c252 uc_priv->base_address = bar0 + offset; in broadwell_i2s_probe()
266 priv->shim = (struct i2s_shim_regs *)uc_priv->base_address; in broadwell_i2s_probe()
280 uc_priv->base_address, offset); in broadwell_i2s_probe()
/openbmc/linux/drivers/media/platform/nxp/imx-jpeg/
H A Dmxc-jpeg-hw.c12 #define print_wrapper_reg(dev, base_address, reg_offset)\ argument
13 internal_print_wrapper_reg(dev, (base_address), #reg_offset,\
15 #define internal_print_wrapper_reg(dev, base_address, reg_name, reg_offset) {\ argument
17 val = readl((base_address) + (reg_offset));\
/openbmc/linux/include/acpi/
H A Dactbl2.h490 u64 base_address; /* SMMU base address */ member
526 u64 base_address; /* SMMUv3 base address */ member
585 u64 base_address; member
656 u64 base_address; /* IOMMU control registers */ member
667 u64 base_address; /* IOMMU control registers */ member
1032 u64 base_address; member
1056 u64 base_address; member
1079 u64 base_address; member
1094 u64 base_address; member
1104 u64 base_address; member
[all …]
/openbmc/u-boot/board/freescale/b4860qds/
H A Dddr.c228 pinfo->common_timing_params[i].base_address = in step_assign_addresses()
243 pinfo->common_timing_params[i].base_address = in step_assign_addresses()
249 pinfo->dimm_params[i][j].base_address = in step_assign_addresses()
/openbmc/u-boot/drivers/mtd/nand/raw/
H A Dnand.c23 static ulong base_address[CONFIG_SYS_MAX_NAND_DEVICE] = CONFIG_SYS_NAND_BASE_LIST; variable
83 ulong base_addr = base_address[i]; in nand_init_chip()
/openbmc/linux/drivers/gpu/drm/amd/display/dmub/inc/
H A Ddmub_cmd.h4199 void *base_address; /**< CPU base address for ring's data */ member
4209 void *base_address; /**< CPU address for the ring's data */ member
4260 uint64_t volatile *dst = (uint64_t volatile *)((uint8_t *)(rb->base_address) + rb->wrpt); in dmub_rb_push_front()
4290 uint8_t *dst = (uint8_t *)(rb->base_address) + rb->wrpt; in dmub_rb_out_push_front()
4317 uint8_t *rb_cmd = (uint8_t *)(rb->base_address) + rb->rptr; in dmub_rb_front()
4357 uint8_t *rb_cmd = (uint8_t *)(rb->base_address) + rptr; in dmub_rb_peek_offset()
4378 …const uint64_t volatile *src = (const uint64_t volatile *)((uint8_t *)(rb->base_address) + rb->rpt… in dmub_rb_out_front()
4426 uint64_t *data = (uint64_t *)((uint8_t *)(rb->base_address) + rptr); in dmub_rb_flush_pending()
4451 rb->base_address = init_params->base_address; in dmub_rb_init()
4468 (uint8_t *)rb->base_address + rb->capacity - DMUB_RB_CMD_SIZE : in dmub_rb_get_return_data()
[all …]
/openbmc/u-boot/board/micronas/vct/
H A Dscc.c473 reg_write(SCC_CMD(scc_descriptor_table[id].base_address), dma_cmd.reg); in scc_takeover_dma()
500 reg_write(SCC_CMD(scc_descriptor_table[id].base_address), dma_cmd.reg); in scc_dma_cmd()
594 reg_write(SCC_DMA_CFG(scc_descriptor_table[id].base_address), in scc_setup_dma()
621 reg_write(SCC_ENABLE(scc_descriptor_table[id].base_address), value); in scc_enable()
646 reg_write(SCC_RESET(scc_descriptor_table[id].base_address), value); in scc_reset()
/openbmc/u-boot/drivers/ddr/fsl/
H A Dmain.c350 pinfo->common_timing_params[i].base_address = in __step_assign_addresses()
361 pinfo->common_timing_params[i].base_address = in __step_assign_addresses()
366 pinfo->dimm_params[i][j].base_address = in __step_assign_addresses()
385 pinfo->common_timing_params[i].base_address = in __step_assign_addresses()
391 pinfo->dimm_params[i][j].base_address = in __step_assign_addresses()
/openbmc/linux/drivers/gpu/drm/amd/include/
H A Ddiscovery.h107 uint32_t base_address[]; /* variable number of Addresses */ member
125 uint32_t base_address[]; /* Base Address list. Corresponds to the num_base_address field*/ member
143 …DECLARE_FLEX_ARRAY(uint32_t, base_address); /* 32-bit Base Address list. Corresponds to the num_ba…

12345