Home
last modified time | relevance | path

Searched refs:alpha_mode (Results 1 – 18 of 18) sorted by relevance

/openbmc/u-boot/arch/arm/mach-bcm283x/
H A Dmsg.c35 struct bcm2835_mbox_tag_alpha_mode alpha_mode; member
109 int pixel_order, int alpha_mode, ulong *fb_basep, in bcm2835_set_video_params() argument
126 BCM2835_MBOX_INIT_TAG(&msg_setup->alpha_mode, SET_ALPHA_MODE); in bcm2835_set_video_params()
127 msg_setup->alpha_mode.body.req.alpha = alpha_mode; in bcm2835_set_video_params()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_hwseq.c104 uint32_t alpha_mode = 2; in dce_set_blender_mode() local
110 alpha_mode = 0; in dce_set_blender_mode()
115 alpha_mode = 0; in dce_set_blender_mode()
132 BLND_ALPHA_MODE, alpha_mode, in dce_set_blender_mode()
/openbmc/linux/drivers/gpu/drm/rockchip/
H A Drockchip_vop_reg.c110 .alpha_mode = VOP_REG(RK3036_DSP_CTRL0, 0x1, 18),
128 .alpha_mode = VOP_REG(RK3036_DSP_CTRL0, 0x1, 19),
198 .alpha_mode = VOP_REG(RK3036_DSP_CTRL0, 0x1, 19),
289 .alpha_mode = VOP_REG(PX30_WIN0_ALPHA_CTRL, 0x1, 1),
306 .alpha_mode = VOP_REG(PX30_WIN1_ALPHA_CTRL, 0x1, 1),
323 .alpha_mode = VOP_REG(PX30_WIN2_ALPHA_CTRL, 0x1, 1),
388 .alpha_mode = VOP_REG(RK3066_DSP_CTRL0, 0x1, 21),
407 .alpha_mode = VOP_REG(RK3066_DSP_CTRL0, 0x1, 22),
422 .alpha_mode = VOP_REG(RK3066_DSP_CTRL0, 0x1, 23),
513 .alpha_mode = VOP_REG(RK3188_DSP_CTRL0, 0x1, 18),
[all …]
H A Drockchip_drm_vop.h205 struct vop_reg alpha_mode; member
292 enum alpha_mode { enum
H A Drockchip_drm_vop2.c110 u32 alpha_mode:1; member
1704 alpha->src_color_ctrl.bits.alpha_mode = ALPHA_STRAIGHT; in vop2_parse_alpha()
1707 alpha->dst_color_ctrl.bits.alpha_mode = ALPHA_STRAIGHT; in vop2_parse_alpha()
1714 alpha->src_alpha_ctrl.bits.alpha_mode = ALPHA_STRAIGHT; in vop2_parse_alpha()
1719 alpha->dst_alpha_ctrl.bits.alpha_mode = ALPHA_STRAIGHT; in vop2_parse_alpha()
H A Drockchip_drm_vop.c1045 VOP_WIN_SET(vop, win, alpha_mode, ALPHA_PER_PIX); in vop_plane_atomic_update()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dmpc.h97 enum mpcc_alpha_blend_mode alpha_mode; /* alpha blend mode */ member
191 uint32_t alpha_mode; member
/openbmc/u-boot/arch/arm/mach-bcm283x/include/mach/
H A Dmsg.h48 int pixel_order, int alpha_mode, ulong *fb_basep,
/openbmc/linux/drivers/gpu/drm/logicvc/
H A Dlogicvc_layer.c191 if (layer->config.alpha_mode == LOGICVC_LAYER_ALPHA_LAYER) { in logicvc_plane_atomic_update()
358 alpha = (layer->config.alpha_mode == LOGICVC_LAYER_ALPHA_PIXEL); in logicvc_layer_formats_lookup()
407 &config->alpha_mode); in logicvc_layer_config_parse()
537 if (layer->config.alpha_mode == LOGICVC_LAYER_ALPHA_LAYER) in logicvc_layer_init()
H A Dlogicvc_layer.h29 u32 alpha_mode; member
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_mpc.c85 MPCC_ALPHA_BLND_MODE, blnd_cfg->alpha_mode, in mpc1_update_blending()
469 MPCC_ALPHA_BLND_MODE, &s->alpha_mode, in mpc1_read_mpcc_state()
H A Ddcn10_hw_sequencer_debug.c403 s.mode, s.alpha_mode, s.pre_multiplied_alpha, s.overlap_only, in dcn10_get_mpcc_states()
H A Ddcn10_hw_sequencer.c347 s.mode, s.alpha_mode, s.pre_multiplied_alpha, s.overlap_only, in dcn10_log_hw_state()
2622 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN; in dcn10_update_mpcc()
2625 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA; in dcn10_update_mpcc()
2629 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHA; in dcn10_update_mpcc()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn201/
H A Ddcn201_hwseq.c442 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA; in dcn201_update_mpcc()
444 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHA; in dcn201_update_mpcc()
/openbmc/linux/drivers/video/fbdev/
H A Dau1200fb.c116 unsigned int alpha_mode; member
1311 val |= ((pdata->alpha_mode << 1) & LCD_WINCTRL0_AEN); in set_window()
1397 pdata->alpha_mode = (lcd->window[plane].winctrl0 & LCD_WINCTRL0_AEN) >> 1; in get_window()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_mpc.c58 MPCC_ALPHA_BLND_MODE, blnd_cfg->alpha_mode, in mpc2_update_blending()
H A Ddcn20_hwseq.c2616 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN; in dcn20_update_mpcc()
2619 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA; in dcn20_update_mpcc()
2623 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHA; in dcn20_update_mpcc()
/openbmc/linux/drivers/media/pci/ivtv/
H A Divtv-ioctl.c1527 static const char * const alpha_mode[4] = { in ivtv_log_status() local
1562 alpha_mode[(data[0] >> 1) & 0x3], in ivtv_log_status()