Home
last modified time | relevance | path

Searched refs:_PICK (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_cx0_phy_regs.h84 #define XELPDP_LANE_PIPE_RESET(lane) _PICK(lane, REG_BIT(31), REG_BIT(30))
85 #define XELPDP_LANE_PHY_CURRENT_STATUS(lane) _PICK(lane, REG_BIT(29), REG_BIT(28))
86 #define XELPDP_LANE_POWERDOWN_UPDATE(lane) _PICK(lane, REG_BIT(25), REG_BIT(24))
91 #define XELPDP_LANE_POWERDOWN_NEW_STATE(lane, val) _PICK(lane, \
H A Dintel_dp_aux_regs.h30 #define XELPDP_DP_AUX_CH_CTL(aux_ch) _MMIO(_PICK(aux_ch, \
44 #define XELPDP_DP_AUX_CH_DATA(aux_ch, i) _MMIO(_PICK(aux_ch, \
H A Dintel_hdcp_regs.h72 #define _PORT_HDCP_AUTHENC(port, x) _MMIO(_PICK(port, \
185 #define _PORT_HDCP2_BASE(port, x) _MMIO(_PICK((port), \
236 #define PIPE_HDCP2_STREAM_STATUS(pipe) _MMIO(_PICK((pipe), \
H A Dintel_combo_phy_regs.h17 #define _ICL_COMBOPHY(phy) _PICK(phy, _ICL_COMBOPHY_A, \
H A Dskl_watermark_regs.h139 #define DBUF_CTL_S(slice) _MMIO(_PICK(slice, \
H A Dintel_psr_regs.h256 #define _SEL_FETCH_PLANE_BASE_A(plane) _PICK(plane, \
/openbmc/linux/drivers/gpu/drm/i915/
H A Di915_reg_defs.h249 #define _PICK(__index, ...) (((const u32 []){ __VA_ARGS__ })[__index]) macro
H A Di915_reg.h961 #define HECI_FWSTS(base, x) _MMIO((base) + _PICK(x, -(base), \
4636 #define CHICKEN_TRANS(trans) _MMIO(_PICK((trans), \
5607 #define ICL_AUX_ANAOVRD1(pw_idx) _MMIO(_PICK(_ICL_AUX_REG_IDX(pw_idx), \
5940 #define ICL_CDCLK_CD2X_PIPE(pipe) (_PICK(pipe, 0, 2, 6) << 19)
6022 #define ICL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy) (1 << _PICK(phy, 10, 11, 24, 4, 5))
6030 #define RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy) _PICK(phy, 0, 2, 4, 27)
6068 #define ADLS_DPCLKA_CFGCR_DDI_CLK_SEL_MASK(phy) _PICK((phy), \
/openbmc/linux/drivers/gpu/drm/i915/gt/
H A Dintel_gt_regs.h322 #define RING_FAULT_REG(engine) _MMIO(_PICK((engine)->class, \