Searched refs:_CHV_CMN_DW5_CH0 (Results 1 – 2 of 2) sorted by relevance
| /openbmc/linux/drivers/gpu/drm/i915/display/ |
| H A D | intel_dpio_phy.c | 854 val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0); in chv_phy_pre_pll_enable()
860 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val); in chv_phy_pre_pll_enable()
1007 val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0); in chv_phy_post_pll_disable()
1009 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val); in chv_phy_post_pll_disable()
|
| /openbmc/linux/drivers/gpu/drm/i915/ |
| H A D | i915_reg.h | 469 #define _CHV_CMN_DW5_CH0 0x8114 macro
|