Home
last modified time | relevance | path

Searched refs:UTSR0_RBB (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/tty/serial/
H A Dsa1100.c262 if (status & (UTSR0_RBB | UTSR0_REB)) in sa1100_int()
263 UART_PUT_UTSR0(sport, status & (UTSR0_RBB | UTSR0_REB)); in sa1100_int()
265 if (status & UTSR0_RBB) in sa1100_int()
435 UTSR0_TO_SM(UTSR0_RBB | UTSR0_REB); in sa1100_set_termios()
446 UTSR0_TO_SM(UTSR0_RBB | UTSR0_REB); in sa1100_set_termios()
/openbmc/linux/drivers/mfd/
H A Dipaq-micro.c343 if (status & (UTSR0_RBB | UTSR0_REB)) in micro_serial_isr()
344 writel(status & (UTSR0_RBB | UTSR0_REB), in micro_serial_isr()
/openbmc/qemu/hw/arm/
H A Dstrongarm.c908 #define UTSR0_RBB (1 << 3) /* Receiver begin break */ macro
980 (UTSR0_REB | UTSR0_RBB | UTSR0_RID); in strongarm_uart_update_int_status()
1112 s->utsr0 |= UTSR0_RBB; in strongarm_uart_event()
1233 (UTSR0_REB | UTSR0_RBB | UTSR0_RID)); in strongarm_uart_write()
/openbmc/linux/arch/arm/mach-sa1100/include/mach/
H A DSA-1100.h390 #define UTSR0_RBB 0x00000008 /* Receive Beginning of Break */ macro
/openbmc/u-boot/include/
H A DSA-1100.h604 #define UTSR0_RBB 0x00000008 /* Receive Beginning of Break */ macro