Home
last modified time | relevance | path

Searched refs:UTCR0_SBS (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/arch/arm/mach-sa1100/include/mach/
H A DSA-1100.h319 #define UTCR0_SBS 0x00000004 /* Stop Bit Select */ macro
320 #define UTCR0_1StpBit (UTCR0_SBS*0) /* 1 Stop Bit per frame */
321 #define UTCR0_2StpBit (UTCR0_SBS*1) /* 2 Stop Bits per frame */
/openbmc/u-boot/include/
H A DSA-1100.h533 #define UTCR0_SBS 0x00000004 /* Stop Bit Select */ macro
534 #define UTCR0_1StpBit (UTCR0_SBS*0) /* 1 Stop Bit per frame */
535 #define UTCR0_2StpBit (UTCR0_SBS*1) /* 2 Stop Bits per frame */
/openbmc/qemu/hw/arm/
H A Dstrongarm.c895 #define UTCR0_SBS (1 << 2) /* 2 stop bits */ macro
1023 if (s->utcr0 & UTCR0_SBS) { in strongarm_uart_update_parameters()
/openbmc/linux/drivers/tty/serial/
H A Dsa1100.c411 utcr0 |= UTCR0_SBS; in sa1100_set_termios()