Home
last modified time | relevance | path

Searched refs:UTCR0_DSS (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/arch/arm/mach-sa1100/include/mach/
H A DSA-1100.h322 #define UTCR0_DSS 0x00000008 /* Data Size Select */ macro
323 #define UTCR0_7BitData (UTCR0_DSS*0) /* 7-Bit Data */
324 #define UTCR0_8BitData (UTCR0_DSS*1) /* 8-Bit Data */
/openbmc/linux/drivers/tty/serial/
H A Dsa1100.c406 utcr0 = UTCR0_DSS; in sa1100_set_termios()
736 if (utcr0 & UTCR0_DSS) in sa1100_console_get_options()
/openbmc/qemu/hw/arm/
H A Dstrongarm.c896 #define UTCR0_DSS (1 << 3) /* 8-bit data */ macro
1029 data_bits = (s->utcr0 & UTCR0_DSS) ? 8 : 7; in strongarm_uart_update_parameters()
1280 s->utcr0 = UTCR0_DSS; /* 8 data, no parity */ in strongarm_uart_reset()
/openbmc/u-boot/include/
H A DSA-1100.h536 #define UTCR0_DSS 0x00000008 /* Data Size Select */ macro
537 #define UTCR0_7BitData (UTCR0_DSS*0) /* 7-Bit Data */
538 #define UTCR0_8BitData (UTCR0_DSS*1) /* 8-Bit Data */