Home
last modified time | relevance | path

Searched refs:THM_CLK_CNTL__TMON_CLK_SEL__SHIFT (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dfiji_baco.c99 …WRITE, mmGCK_SMC_IND_DATA, THM_CLK_CNTL__TMON_CLK_SEL_MASK, THM_CLK_CNTL__TMON_CLK_SEL__SHIFT, 0, …
H A Dpolaris_baco.c94 …WRITE, mmGCK_SMC_IND_DATA, THM_CLK_CNTL__TMON_CLK_SEL_MASK, THM_CLK_CNTL__TMON_CLK_SEL__SHIFT, 0, …
H A Dci_baco.c116 …WRITE, mmGCK_SMC_IND_DATA, THM_CLK_CNTL__TMON_CLK_SEL_MASK, THM_CLK_CNTL__TMON_CLK_SEL__SHIFT, 0, …
H A Dtonga_baco.c108 …RITE, mmGCK_SMC_IND_DATA, THM_CLK_CNTL__TMON_CLK_SEL_MASK, THM_CLK_CNTL__TMON_CLK_SEL__SHIFT, 0, …
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dcik.c1810 (1 << THM_CLK_CNTL__TMON_CLK_SEL__SHIFT); in cik_program_aspm()
H A Dvi.c1191 (1 << THM_CLK_CNTL__TMON_CLK_SEL__SHIFT); in vi_program_aspm()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h266 #define THM_CLK_CNTL__TMON_CLK_SEL__SHIFT 0x8 macro
H A Dsmu_7_1_1_sh_mask.h264 #define THM_CLK_CNTL__TMON_CLK_SEL__SHIFT 0x8 macro
H A Dsmu_7_0_1_sh_mask.h264 #define THM_CLK_CNTL__TMON_CLK_SEL__SHIFT 0x8 macro
H A Dsmu_7_1_0_sh_mask.h262 #define THM_CLK_CNTL__TMON_CLK_SEL__SHIFT 0x8 macro
H A Dsmu_7_1_3_sh_mask.h292 #define THM_CLK_CNTL__TMON_CLK_SEL__SHIFT 0x8 macro
H A Dsmu_7_1_2_sh_mask.h264 #define THM_CLK_CNTL__TMON_CLK_SEL__SHIFT 0x8 macro