Searched refs:TCG_TARGET_HAS_shv_vec (Results 1 – 11 of 11) sorted by relevance
/openbmc/qemu/include/tcg/ |
H A D | tcg-opc.h | 291 DEF(shlv_vec, 1, 2, 0, IMPLVEC | IMPL(TCG_TARGET_HAS_shv_vec)) 292 DEF(shrv_vec, 1, 2, 0, IMPLVEC | IMPL(TCG_TARGET_HAS_shv_vec)) 293 DEF(sarv_vec, 1, 2, 0, IMPLVEC | IMPL(TCG_TARGET_HAS_shv_vec))
|
H A D | tcg.h | 152 #define TCG_TARGET_HAS_shv_vec 0 macro
|
/openbmc/qemu/tcg/arm/ |
H A D | tcg-target.h | 147 #define TCG_TARGET_HAS_shv_vec 0 macro
|
H A D | tcg-target.c.inc | 2870 * In this way we don't set TCG_TARGET_HAS_shv_vec
|
/openbmc/qemu/tcg/loongarch64/ |
H A D | tcg-target.h | 189 #define TCG_TARGET_HAS_shv_vec 1 macro
|
/openbmc/qemu/tcg/aarch64/ |
H A D | tcg-target.h | 164 #define TCG_TARGET_HAS_shv_vec 1 macro
|
/openbmc/qemu/tcg/ppc/ |
H A D | tcg-target.h | 170 #define TCG_TARGET_HAS_shv_vec 1 macro
|
/openbmc/qemu/tcg/s390x/ |
H A D | tcg-target.h | 160 #define TCG_TARGET_HAS_shv_vec 1 macro
|
/openbmc/qemu/tcg/riscv/ |
H A D | tcg-target.h | 162 #define TCG_TARGET_HAS_shv_vec 1 macro
|
/openbmc/qemu/tcg/i386/ |
H A D | tcg-target.h | 221 #define TCG_TARGET_HAS_shv_vec have_avx2 macro
|
/openbmc/qemu/tcg/ |
H A D | tcg.c | 2210 return have_vec && TCG_TARGET_HAS_shv_vec; in tcg_op_supported()
|