Searched refs:TCG_TARGET_HAS_shs_vec (Results 1 – 10 of 10) sorted by relevance
| /openbmc/qemu/include/tcg/ |
| H A D | tcg-opc.h | 286 DEF(shls_vec, 1, 2, 0, IMPLVEC | IMPL(TCG_TARGET_HAS_shs_vec))
287 DEF(shrs_vec, 1, 2, 0, IMPLVEC | IMPL(TCG_TARGET_HAS_shs_vec))
288 DEF(sars_vec, 1, 2, 0, IMPLVEC | IMPL(TCG_TARGET_HAS_shs_vec))
|
| H A D | tcg.h | 151 #define TCG_TARGET_HAS_shs_vec 0 macro
|
| /openbmc/qemu/tcg/arm/ |
| H A D | tcg-target.h | 146 #define TCG_TARGET_HAS_shs_vec 0 macro
|
| /openbmc/qemu/tcg/loongarch64/ |
| H A D | tcg-target.h | 188 #define TCG_TARGET_HAS_shs_vec 0 macro
|
| /openbmc/qemu/tcg/aarch64/ |
| H A D | tcg-target.h | 163 #define TCG_TARGET_HAS_shs_vec 0 macro
|
| /openbmc/qemu/tcg/ppc/ |
| H A D | tcg-target.h | 169 #define TCG_TARGET_HAS_shs_vec 0 macro
|
| /openbmc/qemu/tcg/s390x/ |
| H A D | tcg-target.h | 159 #define TCG_TARGET_HAS_shs_vec 1 macro
|
| /openbmc/qemu/tcg/riscv/ |
| H A D | tcg-target.h | 161 #define TCG_TARGET_HAS_shs_vec 1 macro
|
| /openbmc/qemu/tcg/i386/ |
| H A D | tcg-target.h | 220 #define TCG_TARGET_HAS_shs_vec 1 macro
|
| /openbmc/qemu/tcg/ |
| H A D | tcg.c | 2206 return have_vec && TCG_TARGET_HAS_shs_vec; in tcg_op_supported()
|