Home
last modified time | relevance | path

Searched refs:TCG_REG_TMP2 (Results 1 – 6 of 6) sorted by relevance

/openbmc/qemu/tcg/loongarch64/
H A Dtcg-target.c.inc703 tcg_out_opc_masknez(s, TCG_REG_TMP2, v2, t); /* t ? 0 : v2 */
705 tcg_out_opc_or(s, ret, TCG_REG_TMP1, TCG_REG_TMP2);
795 tcg_out_opc_pcaddu12i(s, TCG_REG_TMP2, (diff - imm12) >> 12);
797 tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_TMP2, offset - imm12);
799 tcg_out_opc_add_d(s, TCG_REG_TMP2, TCG_REG_TMP2, addr);
802 addr = TCG_REG_TMP2;
1010 tcg_out_opc_srli_d(s, TCG_REG_TMP2, addr_reg,
1012 tcg_out_opc_and(s, TCG_REG_TMP2, TCG_REG_TMP2, TCG_REG_TMP0);
1013 tcg_out_opc_add_d(s, TCG_REG_TMP2, TCG_REG_TMP2, TCG_REG_TMP1);
1017 tcg_out_ld(s, addr_type, TCG_REG_TMP0, TCG_REG_TMP2,
[all …]
H A Dtcg-target.h86 TCG_REG_TMP2 = TCG_REG_T6, enumerator
/openbmc/qemu/tcg/riscv/
H A Dtcg-target.c.inc951 tcg_out_opc_upper(s, OPC_AUIPC, TCG_REG_TMP2, diff - imm12);
953 tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_TMP2, offset - imm12);
955 tcg_out_opc_reg(s, OPC_ADD, TCG_REG_TMP2, TCG_REG_TMP2, addr);
958 addr = TCG_REG_TMP2;
1650 .ntmp = 3, .tmp = { TCG_REG_TMP0, TCG_REG_TMP1, TCG_REG_TMP2 }
1730 tcg_out_opc_imm(s, OPC_SRLI, TCG_REG_TMP2, addr_reg,
1732 tcg_out_opc_reg(s, OPC_AND, TCG_REG_TMP2, TCG_REG_TMP2, TCG_REG_TMP0);
1733 tcg_out_opc_reg(s, OPC_ADD, TCG_REG_TMP2, TCG_REG_TMP2, TCG_REG_TMP1);
1757 tcg_out_ld(s, addr_type, TCG_REG_TMP0, TCG_REG_TMP2,
1760 tcg_out_ld(s, TCG_TYPE_PTR, TCG_REG_TMP2, TCG_REG_TMP2,
[all …]
H A Dtcg-target.h59 TCG_REG_TMP2 = TCG_REG_T4, enumerator
/openbmc/qemu/tcg/ppc/
H A Dtcg-target.c.inc80 #define TCG_REG_TMP2 TCG_REG_R11
1225 tcg_out_addpcis(s, TCG_REG_TMP2, hi);
1226 tcg_out32(s, ADDI | TAI(ret, TCG_REG_TMP2, lo));
1250 tcg_out_addpcis(s, TCG_REG_TMP2, 0);
1252 tcg_out32(s, LD | TAI(ret, TCG_REG_TMP2, 0));
2377 .tmp = { TCG_REG_TMP1, TCG_REG_TMP2, TCG_REG_R0 }
2484 tcg_out_ld(s, TCG_TYPE_PTR, TCG_REG_TMP2, TCG_AREG0, table_off);
2503 tcg_out32(s, LDUX | TAB(TCG_REG_TMP2,
2504 TCG_REG_TMP1, TCG_REG_TMP2));
2507 TCG_REG_TMP1, TCG_REG_TMP2));
[all …]
/openbmc/qemu/tcg/aarch64/
H A Dtcg-target.c.inc77 #define TCG_REG_TMP2 TCG_REG_X30
1803 addr_adj = TCG_REG_TMP2;
1810 tcg_out_logicali(s, I3404_ANDI, addr_type, TCG_REG_TMP2,
1814 tcg_out_cmp(s, addr_type, TCG_COND_NE, TCG_REG_TMP0, TCG_REG_TMP2, 0);
1952 base = TCG_REG_TMP2;
1994 tcg_out_mov(s, TCG_TYPE_REG, TCG_REG_TMP2, base);
1995 base = TCG_REG_TMP2;
3188 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP2);