Home
last modified time | relevance | path

Searched refs:SW_MODE (Results 1 – 12 of 12) sorted by relevance

/openbmc/u-boot/drivers/mtd/
H A Dst_smi.c112 writel(readl(&smicntl->smi_cr1) | SW_MODE, &smicntl->smi_cr1); in smi_read_id()
123 writel(readl(&smicntl->smi_cr1) & ~SW_MODE, &smicntl->smi_cr1); in smi_read_id()
180 writel(readl(&smicntl->smi_cr1) & ~(SW_MODE | WB_MODE), in smi_read_sr()
244 writel(readl(&smicntl->smi_cr1) & ~SW_MODE, &smicntl->smi_cr1); in smi_write_enable()
325 writel(readl(&smicntl->smi_cr1) | SW_MODE, &smicntl->smi_cr1); in smi_sector_erase()
338 writel(readl(&smicntl->smi_cr1) & ~SW_MODE, in smi_sector_erase()
382 writel(readl(&smicntl->smi_cr1) & ~SW_MODE, &smicntl->smi_cr1); in smi_write()
/openbmc/linux/drivers/mtd/devices/
H A Dspear_smi.c60 #define SW_MODE (0x1 << 28) /* enables SW Mode */ macro
231 writel(ctrlreg1 & ~(SW_MODE | WB_MODE), dev->io_base + SMI_CR1); in spear_smi_read_sr()
389 writel(ctrlreg1 & ~SW_MODE, dev->io_base + SMI_CR1); in spear_smi_write_enable()
461 writel((ctrlreg1 | SW_MODE) & ~WB_MODE, dev->io_base + SMI_CR1); in spear_smi_erase_sector()
577 val &= ~(SW_MODE | WB_MODE); in spear_mtd_read()
635 writel((ctrlreg1 | WB_MODE) & ~SW_MODE, dev->io_base + SMI_CR1); in spear_smi_cpy_toio()
759 writel(val | SW_MODE, dev->io_base + SMI_CR1); in spear_smi_probe_flash()
784 writel(val & ~SW_MODE, dev->io_base + SMI_CR1); in spear_smi_probe_flash()
/openbmc/linux/sound/soc/qcom/
H A Dlpass-hdmi.c113 ret = regmap_field_write(drvdata->hdmi_tx_dmactl[0]->hw_chs_sel, SW_MODE); in lpass_hdmi_daiops_hw_params()
121 ret = regmap_field_write(drvdata->hdmi_tx_dmactl[0]->hw_usr_sel, SW_MODE); in lpass_hdmi_daiops_hw_params()
H A Dlpass-hdmi.h35 #define SW_MODE 0 macro
/openbmc/u-boot/include/linux/mtd/
H A Dst_smi.h41 #define SW_MODE 0x10000000 /* enables SW Mode */ macro
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn31/
H A Ddcn31_hubp.h54 HUBP_SF(HUBP0_DCSURF_TILING_CONFIG, SW_MODE, mask_sh),\
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_hubp.h274 HUBP_SF(HUBP0_DCSURF_TILING_CONFIG, SW_MODE, mask_sh),\
472 type SW_MODE;\
H A Ddcn10_hubp.c157 SW_MODE, info->gfx9.swizzle, in hubp1_program_tiling()
1038 SW_MODE, &s->sw_mode); in hubp1_read_state_common()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_hubp.c331 SW_MODE, info->gfx9.swizzle, in hubp3_program_tiling()
H A Ddcn30_hubp.h70 HUBP_SF(HUBP0_DCSURF_TILING_CONFIG, SW_MODE, mask_sh),\
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_hubp.c320 SW_MODE, info->gfx9.swizzle, in hubp2_program_tiling()
1271 SW_MODE, &s->sw_mode); in hubp2_read_state_common()
/openbmc/linux/drivers/gpu/drm/amd/include/
H A Dnavi10_enum.h1561 typedef enum SW_MODE { enum
1578 } SW_MODE; typedef