Searched refs:STM32_VREFBUF_CSR (Results 1 – 2 of 2) sorted by relevance
/openbmc/linux/drivers/regulator/ |
H A D | stm32-vrefbuf.c | 20 #define STM32_VREFBUF_CSR 0x00 macro 51 val = readl_relaxed(priv->base + STM32_VREFBUF_CSR); in stm32_vrefbuf_enable() 53 writel_relaxed(val, priv->base + STM32_VREFBUF_CSR); in stm32_vrefbuf_enable() 61 ret = readl_poll_timeout(priv->base + STM32_VREFBUF_CSR, val, in stm32_vrefbuf_enable() 65 val = readl_relaxed(priv->base + STM32_VREFBUF_CSR); in stm32_vrefbuf_enable() 67 writel_relaxed(val, priv->base + STM32_VREFBUF_CSR); in stm32_vrefbuf_enable() 86 val = readl_relaxed(priv->base + STM32_VREFBUF_CSR); in stm32_vrefbuf_disable() 88 writel_relaxed(val, priv->base + STM32_VREFBUF_CSR); in stm32_vrefbuf_disable() 105 ret = readl_relaxed(priv->base + STM32_VREFBUF_CSR) & STM32_ENVR; in stm32_vrefbuf_is_enabled() 124 val = readl_relaxed(priv->base + STM32_VREFBUF_CSR); in stm32_vrefbuf_set_voltage_sel() [all …]
|
/openbmc/u-boot/drivers/power/regulator/ |
H A D | stm32-vrefbuf.c | 18 #define STM32_VREFBUF_CSR 0x00 macro 44 clrsetbits_le32(priv->base + STM32_VREFBUF_CSR, STM32_HIZ | STM32_ENVR, in stm32_vrefbuf_set_enable() 55 ret = readl_poll_timeout(priv->base + STM32_VREFBUF_CSR, val, in stm32_vrefbuf_set_enable() 59 clrsetbits_le32(priv->base + STM32_VREFBUF_CSR, STM32_ENVR, in stm32_vrefbuf_set_enable() 71 return readl(priv->base + STM32_VREFBUF_CSR) & STM32_ENVR; in stm32_vrefbuf_get_enable() 81 clrsetbits_le32(priv->base + STM32_VREFBUF_CSR, in stm32_vrefbuf_set_value() 95 val = readl(priv->base + STM32_VREFBUF_CSR) & STM32_VRS; in stm32_vrefbuf_get_value()
|