Home
last modified time | relevance | path

Searched refs:SQIND_WAVE_SGPRS_OFFSET (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c3002 start + SQIND_WAVE_SGPRS_OFFSET, size, dst); in gfx_v6_0_read_wave_sgprs()
H A Dgfx_v7_0.c4143 start + SQIND_WAVE_SGPRS_OFFSET, size, dst); in gfx_v7_0_read_wave_sgprs()
H A Dgfx_v9_4_3.c603 start + SQIND_WAVE_SGPRS_OFFSET, size, dst); in gfx_v9_4_3_read_wave_sgprs()
H A Dgfx_v11_0.c813 adev, wave, 0, start + SQIND_WAVE_SGPRS_OFFSET, size, in gfx_v11_0_read_wave_sgprs()
H A Dgfx_v8_0.c5249 start + SQIND_WAVE_SGPRS_OFFSET, size, dst); in gfx_v8_0_read_wave_sgprs()
H A Dgfx_v9_0.c1798 start + SQIND_WAVE_SGPRS_OFFSET, size, dst); in gfx_v9_0_read_wave_sgprs()
H A Dgfx_v10_0.c4305 adev, wave, 0, start + SQIND_WAVE_SGPRS_OFFSET, size, in gfx_v10_0_read_wave_sgprs()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_enum.h2471 #define SQIND_WAVE_SGPRS_OFFSET 0x200 macro
H A Dgfx_8_1_enum.h2735 #define SQIND_WAVE_SGPRS_OFFSET 0x200 macro
H A Dgfx_8_0_enum.h2717 #define SQIND_WAVE_SGPRS_OFFSET 0x200 macro
/openbmc/linux/drivers/gpu/drm/amd/include/
H A Dvega10_enum.h15192 #define SQIND_WAVE_SGPRS_OFFSET 0x00000200 macro
H A Dnavi10_enum.h13867 #define SQIND_WAVE_SGPRS_OFFSET 0x00000200 macro
H A Dsoc21_enum.h16254 #define SQIND_WAVE_SGPRS_OFFSET 0x00000200 macro