Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_1_sh_mask.h10523 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK 0x600000 macro
H A Dgfx_8_0_sh_mask.h10125 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK 0x600000 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h16141 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK … macro
H A Dgc_9_1_sh_mask.h17450 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK … macro
H A Dgc_9_2_1_sh_mask.h17325 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK … macro
H A Dgc_9_4_3_sh_mask.h19624 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK … macro
H A Dgc_9_4_2_sh_mask.h9574 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK … macro
H A Dgc_11_0_0_sh_mask.h21311 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK … macro
H A Dgc_10_1_0_sh_mask.h23646 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK … macro
H A Dgc_11_0_3_sh_mask.h23641 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK … macro
H A Dgc_10_3_0_sh_mask.h21806 #define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK … macro