Home
last modified time | relevance | path

Searched refs:SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7671 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT 0x0000000c macro
H A Dgfx_7_2_sh_mask.h9214 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT 0xc macro
H A Dgfx_8_1_sh_mask.h11332 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT 0xc macro
H A Dgfx_8_0_sh_mask.h10934 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT 0xc macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h21631 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT macro
H A Dgc_9_1_sh_mask.h22942 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT macro
H A Dgc_9_2_1_sh_mask.h22909 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT macro
H A Dgc_9_4_3_sh_mask.h25104 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT macro
H A Dgc_9_4_2_sh_mask.h16724 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT macro
H A Dgc_11_0_0_sh_mask.h31833 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT macro
H A Dgc_10_1_0_sh_mask.h31580 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT macro
H A Dgc_11_0_3_sh_mask.h34331 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT macro
H A Dgc_10_3_0_sh_mask.h29948 #define SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT macro