Home
last modified time | relevance | path

Searched refs:SDMA1_RLC1_CSA_ADDR_HI__ADDR__SHIFT (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_sh_mask.h1746 #define SDMA1_RLC1_CSA_ADDR_HI__ADDR__SHIFT 0x0 macro
H A Dsdma1_4_2_sh_mask.h1756 #define SDMA1_RLC1_CSA_ADDR_HI__ADDR__SHIFT macro
H A Dsdma1_4_2_2_sh_mask.h1764 #define SDMA1_RLC1_CSA_ADDR_HI__ADDR__SHIFT macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_4_sh_mask.h2058 #define SDMA1_RLC1_CSA_ADDR_HI__ADDR__SHIFT 0x0 macro
H A Doss_3_0_1_sh_mask.h3034 #define SDMA1_RLC1_CSA_ADDR_HI__ADDR__SHIFT 0x0 macro
H A Doss_3_0_sh_mask.h3142 #define SDMA1_RLC1_CSA_ADDR_HI__ADDR__SHIFT 0x0 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h4372 #define SDMA1_RLC1_CSA_ADDR_HI__ADDR__SHIFT macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_sh_mask.h4310 #define SDMA1_RLC1_CSA_ADDR_HI__ADDR__SHIFT macro
H A Dgc_10_3_0_sh_mask.h4497 #define SDMA1_RLC1_CSA_ADDR_HI__ADDR__SHIFT macro