Home
last modified time | relevance | path

Searched refs:SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_sh_mask.h1704 #define SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT 0x2 macro
H A Dsdma1_4_2_sh_mask.h1714 #define SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT macro
H A Dsdma1_4_2_2_sh_mask.h1722 #define SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1798 #define SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT 0x2 macro
H A Doss_2_4_sh_mask.h2016 #define SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT 0x2 macro
H A Doss_3_0_1_sh_mask.h2990 #define SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT 0x2 macro
H A Doss_3_0_sh_mask.h3098 #define SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT 0x2 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h4330 #define SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_sh_mask.h4272 #define SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT macro
H A Dgc_10_3_0_sh_mask.h4455 #define SDMA1_RLC1_CONTEXT_STATUS__IDLE__SHIFT macro