Home
last modified time | relevance | path

Searched refs:SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h1377 #define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK macro
H A Dsdma0_4_0_sh_mask.h1571 #define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x00000080L macro
H A Dsdma0_4_2_2_sh_mask.h1591 #define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK macro
H A Dsdma0_4_2_sh_mask.h1581 #define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1225 #define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x80 macro
H A Doss_2_4_sh_mask.h1347 #define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x80 macro
H A Doss_3_0_1_sh_mask.h1795 #define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x80 macro
H A Doss_3_0_sh_mask.h2111 #define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x80 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h1375 #define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_sh_mask.h1363 #define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK macro
H A Dgc_10_3_0_sh_mask.h1392 #define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK macro